Go Back
FEB_3146 06.05.25 11:56:36
Info
11:56:36:ST3_Shared:INFO: oooooooooooooooooooooooooooooooooooooooooooooooooooooooooooo
11:56:36:ST3_Shared:INFO: FEB-Microcable
11:56:36:ST3_Shared:INFO: oooooooooooooooooooooooooooooooooooooooooooooooooooooooooooo
11:56:36:febtest:INFO: Testing FEB with SN 3106
11:56:38:smx_tester:INFO: Scanning setup
11:56:38:elinks:INFO: Disabling clock on downlink 0
11:56:38:elinks:INFO: Disabling clock on downlink 1
11:56:38:elinks:INFO: Disabling clock on downlink 2
11:56:38:elinks:INFO: Disabling clock on downlink 3
11:56:38:elinks:INFO: Disabling clock on downlink 4
11:56:38:setup_element:INFO: Checking SOS, encoding_mode: SOS
11:56:38:master:INFO: Setting encoding mode SOS for groups [0], downlinks [0]
11:56:38:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
11:56:38:elinks:INFO: Disabling clock on downlink 0
11:56:38:elinks:INFO: Disabling clock on downlink 1
11:56:38:elinks:INFO: Disabling clock on downlink 2
11:56:38:elinks:INFO: Disabling clock on downlink 3
11:56:38:elinks:INFO: Disabling clock on downlink 4
11:56:38:setup_element:INFO: Checking SOS, encoding_mode: SOS
11:56:38:master:INFO: Setting encoding mode SOS for groups [0], downlinks [1]
11:56:38:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 0
11:56:38:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 1
11:56:38:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 2
11:56:38:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 3
11:56:38:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 4
11:56:38:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 5
11:56:38:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 6
11:56:38:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 7
11:56:38:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 8
11:56:38:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 9
11:56:38:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 10
11:56:38:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 11
11:56:38:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 12
11:56:38:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 13
11:56:38:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 14
11:56:38:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 15
11:56:38:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
11:56:38:elinks:INFO: Disabling clock on downlink 0
11:56:38:elinks:INFO: Disabling clock on downlink 1
11:56:38:elinks:INFO: Disabling clock on downlink 2
11:56:38:elinks:INFO: Disabling clock on downlink 3
11:56:38:elinks:INFO: Disabling clock on downlink 4
11:56:38:setup_element:INFO: Checking SOS, encoding_mode: SOS
11:56:38:master:INFO: Setting encoding mode SOS for groups [0], downlinks [2]
11:56:38:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
11:56:38:elinks:INFO: Disabling clock on downlink 0
11:56:38:elinks:INFO: Disabling clock on downlink 1
11:56:38:elinks:INFO: Disabling clock on downlink 2
11:56:38:elinks:INFO: Disabling clock on downlink 3
11:56:38:elinks:INFO: Disabling clock on downlink 4
11:56:38:setup_element:INFO: Checking SOS, encoding_mode: SOS
11:56:38:master:INFO: Setting encoding mode SOS for groups [0], downlinks [3]
11:56:39:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
11:56:39:elinks:INFO: Disabling clock on downlink 0
11:56:39:elinks:INFO: Disabling clock on downlink 1
11:56:39:elinks:INFO: Disabling clock on downlink 2
11:56:39:elinks:INFO: Disabling clock on downlink 3
11:56:39:elinks:INFO: Disabling clock on downlink 4
11:56:39:setup_element:INFO: Checking SOS, encoding_mode: SOS
11:56:39:master:INFO: Setting encoding mode SOS for groups [0], downlinks [4]
11:56:39:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
11:56:39:setup_element:INFO: Scanning clock phase
11:56:39:master:INFO: Setting encoding mode SOS for groups [0], downlinks [1]
11:56:39:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [1]
11:56:39:setup_element:INFO: Clock phase scan results for group 0, downlink 1
11:56:39:setup_element:INFO: Eye window for uplink 0 : XXXXXXXXXXXXXXXX_XXXXXXX_________________________________________________X_XXXXX
Clock Delay: 48
11:56:39:setup_element:INFO: Eye window for uplink 1 : XXXXXXXXXXXXXXXX_XXXXXXX_________________________________________________X_XXXXX
Clock Delay: 48
11:56:39:setup_element:INFO: Eye window for uplink 2 : XXXXXXXXXXXXXXXXXX_X_____________________________________________________XXXXXXX
Clock Delay: 46
11:56:39:setup_element:INFO: Eye window for uplink 3 : XXXXXXXXXXXXXXXXXX_X_____________________________________________________XXXXXXX
Clock Delay: 46
11:56:39:setup_element:INFO: Eye window for uplink 4 : XXXXXXXXXXXXXXXXX__________________________________________________________XXXXX
Clock Delay: 45
11:56:39:setup_element:INFO: Eye window for uplink 5 : XXXXXXXXXXXXXXXXX__________________________________________________________XXXXX
Clock Delay: 45
11:56:39:setup_element:INFO: Eye window for uplink 6 : XXXXXXXXXXXXXXXX________________________________________________________XXXXXXXX
Clock Delay: 43
11:56:39:setup_element:INFO: Eye window for uplink 7 : XXXXXXXXXXXXXXXX________________________________________________________XXXXXXXX
Clock Delay: 43
11:56:39:setup_element:INFO: Eye window for uplink 8 : XXXXXX_________________________________________________________________XXXXXXXXX
Clock Delay: 38
11:56:39:setup_element:INFO: Eye window for uplink 9 : XXXXXX_________________________________________________________________XXXXXXXXX
Clock Delay: 38
11:56:39:setup_element:INFO: Eye window for uplink 10: XXXXXXXX________________________________________________________________XXXXXXXX
Clock Delay: 39
11:56:39:setup_element:INFO: Eye window for uplink 11: XXXXXXXX________________________________________________________________XXXXXXXX
Clock Delay: 39
11:56:39:setup_element:INFO: Eye window for uplink 12: XXXXXX_________________________________________________________________XXXXXXXXX
Clock Delay: 38
11:56:39:setup_element:INFO: Eye window for uplink 13: XXXXXX_________________________________________________________________XXXXXXXXX
Clock Delay: 38
11:56:39:setup_element:INFO: Eye window for uplink 14: XXXXXXXXXXX____________________________________________________________XXXXXXXXX
Clock Delay: 40
11:56:39:setup_element:INFO: Eye window for uplink 15: XXXXXXXXXXX____________________________________________________________XXXXXXXXX
Clock Delay: 40
11:56:39:setup_element:INFO: Setting the clock phase to 47 for group 0, downlink 1
11:56:39:setup_element:INFO: Scanning data phases
11:56:39:master:INFO: Setting encoding mode SOS for groups [0], downlinks [1]
11:56:39:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [1]
11:56:44:setup_element:INFO: Data phase scan results for group 0, downlink 1
11:56:44:setup_element:INFO: Eye window for uplink 0 : XXXXX________________________________XXX
Data delay found: 20
11:56:44:setup_element:INFO: Eye window for uplink 1 : ________________________________XXXXXXX_
Data delay found: 15
11:56:44:setup_element:INFO: Eye window for uplink 2 : XX______________________________XXXXXXXX
Data delay found: 16
11:56:44:setup_element:INFO: Eye window for uplink 3 : _____________________________XXXXXXXX___
Data delay found: 12
11:56:44:setup_element:INFO: Eye window for uplink 4 : ______________________________XXXXXXX___
Data delay found: 13
11:56:44:setup_element:INFO: Eye window for uplink 5 : ___________________________XXXXXX_______
Data delay found: 9
11:56:44:setup_element:INFO: Eye window for uplink 6 : __________________XXXXXXXXX_____________
Data delay found: 2
11:56:44:setup_element:INFO: Eye window for uplink 7 : _______________XXXXXXXXX________________
Data delay found: 39
11:56:44:setup_element:INFO: Eye window for uplink 8 : _____XXXXXXXXX__________________________
Data delay found: 29
11:56:44:setup_element:INFO: Eye window for uplink 9 : __________XXXXXXX_______________________
Data delay found: 33
11:56:44:setup_element:INFO: Eye window for uplink 10: ____________XXXXXXXX____________________
Data delay found: 35
11:56:44:setup_element:INFO: Eye window for uplink 11: ________________XXXXXXX_________________
Data delay found: 39
11:56:44:setup_element:INFO: Eye window for uplink 12: ___________XXXXXX_______________________
Data delay found: 33
11:56:44:setup_element:INFO: Eye window for uplink 13: ______________XXXXXXX___________________
Data delay found: 37
11:56:44:setup_element:INFO: Eye window for uplink 14: ___________XXXXXXXXXX___________________
Data delay found: 35
11:56:44:setup_element:INFO: Eye window for uplink 15: _____________XXXXXXXXX__________________
Data delay found: 37
11:56:44:setup_element:INFO: Setting the data phase to 20 for uplink 0
11:56:44:setup_element:INFO: Setting the data phase to 15 for uplink 1
11:56:44:setup_element:INFO: Setting the data phase to 16 for uplink 2
11:56:44:setup_element:INFO: Setting the data phase to 12 for uplink 3
11:56:44:setup_element:INFO: Setting the data phase to 13 for uplink 4
11:56:44:setup_element:INFO: Setting the data phase to 9 for uplink 5
11:56:44:setup_element:INFO: Setting the data phase to 2 for uplink 6
11:56:44:setup_element:INFO: Setting the data phase to 39 for uplink 7
11:56:44:setup_element:INFO: Setting the data phase to 29 for uplink 8
11:56:44:setup_element:INFO: Setting the data phase to 33 for uplink 9
11:56:44:setup_element:INFO: Setting the data phase to 35 for uplink 10
11:56:44:setup_element:INFO: Setting the data phase to 39 for uplink 11
11:56:44:setup_element:INFO: Setting the data phase to 33 for uplink 12
11:56:44:setup_element:INFO: Setting the data phase to 37 for uplink 13
11:56:44:setup_element:INFO: Setting the data phase to 35 for uplink 14
11:56:44:setup_element:INFO: Setting the data phase to 37 for uplink 15
11:56:44:setup_element:INFO: Beginning SMX ASICs map scan
11:56:44:master:INFO: Setting encoding mode SOS for groups [0], downlinks [1]
11:56:44:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [1]
11:56:44:master:INFO: Setting encoding mode EOS for groups [0], downlinks [1]
11:56:44:master:INFO: Setting encoding mode FRAME for groups [0], downlinks [1]
11:56:44:uplink:INFO: Setting uplinks mask [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]
11:56:44:setup_element:INFO: Adding ASIC 0x0, ASIC uplink 0, uplink 1
11:56:44:setup_element:INFO: Adding ASIC 0x0, ASIC uplink 1, uplink 0
11:56:45:setup_element:INFO: Adding ASIC 0x1, ASIC uplink 0, uplink 8
11:56:45:setup_element:INFO: Adding ASIC 0x1, ASIC uplink 1, uplink 9
11:56:45:setup_element:INFO: Adding ASIC 0x2, ASIC uplink 0, uplink 3
11:56:45:setup_element:INFO: Adding ASIC 0x2, ASIC uplink 1, uplink 2
11:56:45:setup_element:INFO: Adding ASIC 0x3, ASIC uplink 0, uplink 10
11:56:45:setup_element:INFO: Adding ASIC 0x3, ASIC uplink 1, uplink 11
11:56:45:setup_element:INFO: Adding ASIC 0x4, ASIC uplink 0, uplink 5
11:56:45:setup_element:INFO: Adding ASIC 0x4, ASIC uplink 1, uplink 4
11:56:45:setup_element:INFO: Adding ASIC 0x5, ASIC uplink 0, uplink 12
11:56:45:setup_element:INFO: Adding ASIC 0x5, ASIC uplink 1, uplink 13
11:56:45:setup_element:INFO: Adding ASIC 0x6, ASIC uplink 0, uplink 7
11:56:45:setup_element:INFO: Adding ASIC 0x6, ASIC uplink 1, uplink 6
11:56:46:setup_element:INFO: Adding ASIC 0x7, ASIC uplink 0, uplink 14
11:56:46:setup_element:INFO: Adding ASIC 0x7, ASIC uplink 1, uplink 15
11:56:47:setup_element:INFO: Performing Elink synchronization
11:56:47:master:INFO: Setting encoding mode SOS for groups [0], downlinks [1]
11:56:47:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [1]
11:56:47:master:INFO: Setting encoding mode EOS for groups [0], downlinks [1]
11:56:47:master:INFO: Setting encoding mode FRAME for groups [0], downlinks [1]
11:56:47:setup_element:INFO: Writing SMX Elink masks for group 0, downlink 1
11:56:47:uplink:INFO: Enabling uplinks [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]
|_________________________________________________________________________|
_addr_|_upli_|_dwnli_|_grp_|_uplinks_|_#uplinks_|_uplinks_map_
0 | [0] | 1 | 0 | [1] | 2 | [(0, 1), (1, 0)]
1 | [0] | 1 | 0 | [8] | 2 | [(0, 8), (1, 9)]
2 | [0] | 1 | 0 | [3] | 2 | [(0, 3), (1, 2)]
3 | [0] | 1 | 0 | [10] | 2 | [(0, 10), (1, 11)]
4 | [0] | 1 | 0 | [5] | 2 | [(0, 5), (1, 4)]
5 | [0] | 1 | 0 | [12] | 2 | [(0, 12), (1, 13)]
6 | [0] | 1 | 0 | [7] | 2 | [(0, 7), (1, 6)]
7 | [0] | 1 | 0 | [14] | 2 | [(0, 14), (1, 15)]
|_________________________________________________________________________|
11:56:48:febtest:INFO: Init all SMX (CSA): 30
11:57:02:febtest:INFO: _Addr_|___________ASIC-ID_____________|_T_[C]_|_Vddm_[mV]_
11:57:03:febtest:INFO: 01-00 | XA-000-09-004-008-007-007-03 | 44.1 | 1130.0
11:57:03:febtest:INFO: 08-01 | XA-000-09-004-008-010-012-04 | 28.2 | 1183.3
11:57:03:febtest:INFO: 03-02 | XA-000-09-004-008-013-005-12 | 34.6 | 1171.5
11:57:03:febtest:INFO: 10-03 | XA-000-09-004-008-016-010-07 | 28.2 | 1177.4
11:57:04:febtest:INFO: 05-04 | XA-000-09-004-008-010-005-04 | 18.7 | 1224.5
11:57:04:febtest:INFO: 12-05 | XA-000-09-004-008-016-012-07 | 18.7 | 1218.6
11:57:04:febtest:INFO: 07-06 | XA-000-09-004-008-013-012-12 | 28.2 | 1189.2
11:57:04:febtest:INFO: 14-07 | XA-000-09-004-008-004-012-13 | 21.9 | 1212.7
11:57:05:febtest:INFO: Set all CSA to ZERO
FEB type: A FEB_A: 1 FEB_B: 0
11:57:07:ST3_smx:INFO: chip: 1-0 44.073563 C 1141.874115 mV
11:57:07:ST3_discr_histo:WARNING: Not enough entries for fit!!!
11:57:07:ST3_discr_histo:WARNING: Not enough entries for fit!!!
11:57:07:ST3_smx:INFO: Electrons
11:57:07:ST3_smx:INFO: # loops 0
11:57:09:ST3_smx:INFO: # loops 1
11:57:10:ST3_smx:INFO: # loops 2
11:57:12:ST3_smx:INFO: Total # of broken channels: 0
11:57:12:ST3_smx:INFO: List of broken channels: []
11:57:12:ST3_smx:INFO: Total # of broken channels: 0
11:57:12:ST3_smx:INFO: List of broken channels: []
11:57:14:ST3_smx:INFO: chip: 8-1 28.225000 C 1195.082160 mV
11:57:14:ST3_discr_histo:WARNING: Not enough entries for fit!!!
11:57:14:ST3_discr_histo:WARNING: Not enough entries for fit!!!
11:57:14:ST3_smx:INFO: Electrons
11:57:14:ST3_smx:INFO: # loops 0
11:57:16:ST3_smx:INFO: # loops 1
11:57:18:ST3_smx:INFO: # loops 2
11:57:19:ST3_smx:INFO: Total # of broken channels: 0
11:57:19:ST3_smx:INFO: List of broken channels: []
11:57:19:ST3_smx:INFO: Total # of broken channels: 0
11:57:19:ST3_smx:INFO: List of broken channels: []
11:57:21:ST3_smx:INFO: chip: 3-2 34.556970 C 1183.292940 mV
11:57:21:ST3_discr_histo:WARNING: Not enough entries for fit!!!
11:57:21:ST3_discr_histo:WARNING: Not enough entries for fit!!!
11:57:21:ST3_smx:INFO: Electrons
11:57:21:ST3_smx:INFO: # loops 0
11:57:23:ST3_smx:INFO: # loops 1
11:57:24:ST3_smx:INFO: # loops 2
11:57:26:ST3_smx:INFO: Total # of broken channels: 0
11:57:26:ST3_smx:INFO: List of broken channels: []
11:57:26:ST3_smx:INFO: Total # of broken channels: 0
11:57:26:ST3_smx:INFO: List of broken channels: []
11:57:27:ST3_smx:INFO: chip: 10-3 28.225000 C 1195.082160 mV
11:57:27:ST3_discr_histo:WARNING: Not enough entries for fit!!!
11:57:27:ST3_discr_histo:WARNING: Not enough entries for fit!!!
11:57:27:ST3_smx:INFO: Electrons
11:57:27:ST3_smx:INFO: # loops 0
11:57:29:ST3_smx:INFO: # loops 1
11:57:30:ST3_smx:INFO: # loops 2
11:57:32:ST3_smx:INFO: Total # of broken channels: 0
11:57:32:ST3_smx:INFO: List of broken channels: []
11:57:32:ST3_smx:INFO: Total # of broken channels: 0
11:57:32:ST3_smx:INFO: List of broken channels: []
11:57:34:ST3_smx:INFO: chip: 5-4 18.745682 C 1236.187875 mV
11:57:34:ST3_discr_histo:WARNING: Not enough entries for fit!!!
11:57:34:ST3_discr_histo:WARNING: Not enough entries for fit!!!
11:57:34:ST3_smx:INFO: Electrons
11:57:34:ST3_smx:INFO: # loops 0
11:57:36:ST3_smx:INFO: # loops 1
11:57:37:ST3_smx:INFO: # loops 2
11:57:39:ST3_smx:INFO: Total # of broken channels: 0
11:57:39:ST3_smx:INFO: List of broken channels: []
11:57:39:ST3_smx:INFO: Total # of broken channels: 0
11:57:39:ST3_smx:INFO: List of broken channels: []
11:57:40:ST3_smx:INFO: chip: 12-5 21.902970 C 1230.330540 mV
11:57:41:ST3_discr_histo:WARNING: Not enough entries for fit!!!
11:57:41:ST3_discr_histo:WARNING: Not enough entries for fit!!!
11:57:41:ST3_smx:INFO: Electrons
11:57:41:ST3_smx:INFO: # loops 0
11:57:42:ST3_smx:INFO: # loops 1
11:57:44:ST3_smx:INFO: # loops 2
11:57:45:ST3_smx:INFO: Total # of broken channels: 0
11:57:45:ST3_smx:INFO: List of broken channels: []
11:57:45:ST3_smx:INFO: Total # of broken channels: 0
11:57:45:ST3_smx:INFO: List of broken channels: []
11:57:47:ST3_smx:INFO: chip: 7-6 31.389742 C 1200.969315 mV
11:57:47:ST3_discr_histo:WARNING: Not enough entries for fit!!!
11:57:47:ST3_discr_histo:WARNING: Not enough entries for fit!!!
11:57:47:ST3_smx:INFO: Electrons
11:57:47:ST3_smx:INFO: # loops 0
11:57:49:ST3_smx:INFO: # loops 1
11:57:50:ST3_smx:INFO: # loops 2
11:57:52:ST3_smx:INFO: Total # of broken channels: 0
11:57:52:ST3_smx:INFO: List of broken channels: []
11:57:52:ST3_smx:INFO: Total # of broken channels: 0
11:57:52:ST3_smx:INFO: List of broken channels: []
11:57:54:ST3_smx:INFO: chip: 14-7 25.062742 C 1224.468235 mV
11:57:54:ST3_discr_histo:WARNING: Not enough entries for fit!!!
11:57:54:ST3_discr_histo:WARNING: Not enough entries for fit!!!
11:57:54:ST3_smx:INFO: Electrons
11:57:54:ST3_smx:INFO: # loops 0
11:57:55:ST3_smx:INFO: # loops 1
11:57:57:ST3_smx:INFO: # loops 2
11:57:58:ST3_smx:INFO: Total # of broken channels: 0
11:57:58:ST3_smx:INFO: List of broken channels: []
11:57:58:ST3_smx:INFO: Total # of broken channels: 0
11:57:58:ST3_smx:INFO: List of broken channels: []
11:57:58:febtest:INFO: _Addr_|___________ASIC-ID_____________|_T_[C]_|_Vddm_[mV]_
11:57:59:febtest:INFO: 01-00 | XA-000-09-004-008-007-007-03 | 47.3 | 1159.7
11:57:59:febtest:INFO: 08-01 | XA-000-09-004-008-010-012-04 | 31.4 | 1218.6
11:57:59:febtest:INFO: 03-02 | XA-000-09-004-008-013-005-12 | 37.7 | 1201.0
11:57:59:febtest:INFO: 10-03 | XA-000-09-004-008-016-010-07 | 31.4 | 1212.7
11:57:59:febtest:INFO: 05-04 | XA-000-09-004-008-010-005-04 | 21.9 | 1259.6
11:58:00:febtest:INFO: 12-05 | XA-000-09-004-008-016-012-07 | 21.9 | 1253.7
11:58:00:febtest:INFO: 07-06 | XA-000-09-004-008-013-012-12 | 31.4 | 1218.6
11:58:00:febtest:INFO: 14-07 | XA-000-09-004-008-004-012-13 | 25.1 | 1247.9
############################################################
# S U M M A R Y #
############################################################
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
############################################################
# S U M M A R Y #
############################################################
TEST_NAME : FEB-Microcable
TEST_DATE : 25_05_06-11_56_36
OPERATOR : Henrik;
SITE : KIT | SETUP : KIT_TEST_SETUP_1
------------------------------------------------------------
| FEB_SN : 3106| FEB_TYPE : 8.2| FEB_UPLINKS : 2| FEB_A
------------------------------------------------------------
------------------------------------------------------------
VI_before_Init : ['2.450', '1.5940', '1.850', '2.6860', '0.000', '0.0000', '0.000', '0.0000']
VI_after__Init : ['2.450', '1.9740', '1.850', '2.4560', '0.000', '0.0000', '0.000', '0.0000']
VI_at__the_End : ['2.450', '1.9550', '1.850', '0.5275', '0.000', '0.0000', '0.000', '0.0000']
12:00:13:febtest:INFO: FEB type: 8.2
12:00:13:febtest:INFO: FEB SN: 3146