Go Back
FEB_3205 22.07.25 08:58:37
Info
08:58:37:ST3_Shared:INFO: oooooooooooooooooooooooooooooooooooooooooooooooooooooooooooo
08:58:37:ST3_Shared:INFO: FEB-Microcable
08:58:37:ST3_Shared:INFO: oooooooooooooooooooooooooooooooooooooooooooooooooooooooooooo
08:58:37:febtest:INFO: Testing FEB with SN 3205
08:58:38:smx_tester:INFO: Scanning setup
08:58:38:elinks:INFO: Disabling clock on downlink 0
08:58:38:elinks:INFO: Disabling clock on downlink 1
08:58:38:elinks:INFO: Disabling clock on downlink 2
08:58:38:elinks:INFO: Disabling clock on downlink 3
08:58:38:elinks:INFO: Disabling clock on downlink 4
08:58:38:setup_element:INFO: Checking SOS, encoding_mode: SOS
08:58:38:master:INFO: Setting encoding mode SOS for groups [0], downlinks [0]
08:58:38:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
08:58:38:elinks:INFO: Disabling clock on downlink 0
08:58:38:elinks:INFO: Disabling clock on downlink 1
08:58:38:elinks:INFO: Disabling clock on downlink 2
08:58:38:elinks:INFO: Disabling clock on downlink 3
08:58:38:elinks:INFO: Disabling clock on downlink 4
08:58:38:setup_element:INFO: Checking SOS, encoding_mode: SOS
08:58:38:master:INFO: Setting encoding mode SOS for groups [0], downlinks [1]
08:58:39:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 0
08:58:39:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 1
08:58:39:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 2
08:58:39:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 3
08:58:39:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 4
08:58:39:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 5
08:58:39:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 6
08:58:39:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 7
08:58:39:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 8
08:58:39:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 9
08:58:39:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 10
08:58:39:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 11
08:58:39:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 12
08:58:39:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 13
08:58:39:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 14
08:58:39:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 15
08:58:39:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
08:58:39:elinks:INFO: Disabling clock on downlink 0
08:58:39:elinks:INFO: Disabling clock on downlink 1
08:58:39:elinks:INFO: Disabling clock on downlink 2
08:58:39:elinks:INFO: Disabling clock on downlink 3
08:58:39:elinks:INFO: Disabling clock on downlink 4
08:58:39:setup_element:INFO: Checking SOS, encoding_mode: SOS
08:58:39:master:INFO: Setting encoding mode SOS for groups [0], downlinks [2]
08:58:39:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
08:58:39:elinks:INFO: Disabling clock on downlink 0
08:58:39:elinks:INFO: Disabling clock on downlink 1
08:58:39:elinks:INFO: Disabling clock on downlink 2
08:58:39:elinks:INFO: Disabling clock on downlink 3
08:58:39:elinks:INFO: Disabling clock on downlink 4
08:58:39:setup_element:INFO: Checking SOS, encoding_mode: SOS
08:58:39:master:INFO: Setting encoding mode SOS for groups [0], downlinks [3]
08:58:39:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
08:58:39:elinks:INFO: Disabling clock on downlink 0
08:58:39:elinks:INFO: Disabling clock on downlink 1
08:58:39:elinks:INFO: Disabling clock on downlink 2
08:58:39:elinks:INFO: Disabling clock on downlink 3
08:58:39:elinks:INFO: Disabling clock on downlink 4
08:58:39:setup_element:INFO: Checking SOS, encoding_mode: SOS
08:58:39:master:INFO: Setting encoding mode SOS for groups [0], downlinks [4]
08:58:39:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
08:58:39:setup_element:INFO: Scanning clock phase
08:58:39:master:INFO: Setting encoding mode SOS for groups [0], downlinks [1]
08:58:39:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [1]
08:58:39:setup_element:INFO: Clock phase scan results for group 0, downlink 1
08:58:39:setup_element:INFO: Eye window for uplink 0 : ____________________________________________________________________________XXXX
Clock Delay: 37
08:58:39:setup_element:INFO: Eye window for uplink 1 : ____________________________________________________________________________XXXX
Clock Delay: 37
08:58:39:setup_element:INFO: Eye window for uplink 2 : __________________________________________________________________________XXXXXX
Clock Delay: 36
08:58:39:setup_element:INFO: Eye window for uplink 3 : __________________________________________________________________________XXXXXX
Clock Delay: 36
08:58:39:setup_element:INFO: Eye window for uplink 4 : _________________________________________________________________________XXXXX__
Clock Delay: 35
08:58:39:setup_element:INFO: Eye window for uplink 5 : _________________________________________________________________________XXXXX__
Clock Delay: 35
08:58:39:setup_element:INFO: Eye window for uplink 6 : __________________________________________________________________________XXXX__
Clock Delay: 35
08:58:39:setup_element:INFO: Eye window for uplink 7 : __________________________________________________________________________XXXX__
Clock Delay: 35
08:58:39:setup_element:INFO: Eye window for uplink 8 : _________________________________________________________________________XXXXX__
Clock Delay: 35
08:58:39:setup_element:INFO: Eye window for uplink 9 : _________________________________________________________________________XXXXX__
Clock Delay: 35
08:58:39:setup_element:INFO: Eye window for uplink 10: _______________________________________________________________________XXXXXXX__
Clock Delay: 34
08:58:39:setup_element:INFO: Eye window for uplink 11: _______________________________________________________________________XXXXXXX__
Clock Delay: 34
08:58:39:setup_element:INFO: Eye window for uplink 12: ________________________________________________________________________XXXXXX__
Clock Delay: 34
08:58:39:setup_element:INFO: Eye window for uplink 13: ________________________________________________________________________XXXXXX__
Clock Delay: 34
08:58:39:setup_element:INFO: Eye window for uplink 14: _________________________________________________________________________XXXXXX_
Clock Delay: 35
08:58:39:setup_element:INFO: Eye window for uplink 15: _________________________________________________________________________XXXXXX_
Clock Delay: 35
08:58:39:setup_element:INFO: Setting the clock phase to 35 for group 0, downlink 1
08:58:39:setup_element:INFO: Scanning data phases
08:58:39:master:INFO: Setting encoding mode SOS for groups [0], downlinks [1]
08:58:39:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [1]
08:58:44:setup_element:INFO: Data phase scan results for group 0, downlink 1
08:58:44:setup_element:INFO: Eye window for uplink 0 : _____________XXXXX______________________
Data delay found: 35
08:58:44:setup_element:INFO: Eye window for uplink 1 : ___________XXXXX________________________
Data delay found: 33
08:58:44:setup_element:INFO: Eye window for uplink 2 : ________XXXXXX__________________________
Data delay found: 30
08:58:44:setup_element:INFO: Eye window for uplink 3 : ________XXXXX___________________________
Data delay found: 30
08:58:44:setup_element:INFO: Eye window for uplink 4 : ____XXXX________________________________
Data delay found: 25
08:58:44:setup_element:INFO: Eye window for uplink 5 : __XXXXX_________________________________
Data delay found: 24
08:58:44:setup_element:INFO: Eye window for uplink 6 : XX________________________XXXXXXXXXXXXXX
Data delay found: 13
08:58:44:setup_element:INFO: Eye window for uplink 7 : __________________________XXXXXXXXXXXXXX
Data delay found: 12
08:58:44:setup_element:INFO: Eye window for uplink 8 : _____________________XXXXXXXXXXXXXXX____
Data delay found: 8
08:58:44:setup_element:INFO: Eye window for uplink 9 : _____________________________XXXXX______
Data delay found: 11
08:58:44:setup_element:INFO: Eye window for uplink 10: ____________________________XXXXX_______
Data delay found: 10
08:58:44:setup_element:INFO: Eye window for uplink 11: _____________________________XXXX_______
Data delay found: 10
08:58:45:setup_element:INFO: Eye window for uplink 12: ___________________________XXXXX________
Data delay found: 9
08:58:45:setup_element:INFO: Eye window for uplink 13: ____________________________XXXX________
Data delay found: 9
08:58:45:setup_element:INFO: Eye window for uplink 14: _______________________________XXXX_____
Data delay found: 12
08:58:45:setup_element:INFO: Eye window for uplink 15: _______________________________XXXXX____
Data delay found: 13
08:58:45:setup_element:INFO: Setting the data phase to 35 for uplink 0
08:58:45:setup_element:INFO: Setting the data phase to 33 for uplink 1
08:58:45:setup_element:INFO: Setting the data phase to 30 for uplink 2
08:58:45:setup_element:INFO: Setting the data phase to 30 for uplink 3
08:58:45:setup_element:INFO: Setting the data phase to 25 for uplink 4
08:58:45:setup_element:INFO: Setting the data phase to 24 for uplink 5
08:58:45:setup_element:INFO: Setting the data phase to 13 for uplink 6
08:58:45:setup_element:INFO: Setting the data phase to 12 for uplink 7
08:58:45:setup_element:INFO: Setting the data phase to 8 for uplink 8
08:58:45:setup_element:INFO: Setting the data phase to 11 for uplink 9
08:58:45:setup_element:INFO: Setting the data phase to 10 for uplink 10
08:58:45:setup_element:INFO: Setting the data phase to 10 for uplink 11
08:58:45:setup_element:INFO: Setting the data phase to 9 for uplink 12
08:58:45:setup_element:INFO: Setting the data phase to 9 for uplink 13
08:58:45:setup_element:INFO: Setting the data phase to 12 for uplink 14
08:58:45:setup_element:INFO: Setting the data phase to 13 for uplink 15
08:58:45:setup_element:INFO: Beginning SMX ASICs map scan
08:58:45:master:INFO: Setting encoding mode SOS for groups [0], downlinks [1]
08:58:45:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [1]
08:58:45:master:INFO: Setting encoding mode EOS for groups [0], downlinks [1]
08:58:45:master:INFO: Setting encoding mode FRAME for groups [0], downlinks [1]
08:58:45:uplink:INFO: Setting uplinks mask [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]
08:58:45:setup_element:INFO: Adding ASIC 0x0, ASIC uplink 0, uplink 1
08:58:45:setup_element:INFO: Adding ASIC 0x0, ASIC uplink 1, uplink 0
08:58:45:setup_element:INFO: Adding ASIC 0x1, ASIC uplink 0, uplink 8
08:58:45:setup_element:INFO: Adding ASIC 0x1, ASIC uplink 1, uplink 9
08:58:45:setup_element:INFO: Adding ASIC 0x2, ASIC uplink 0, uplink 3
08:58:45:setup_element:INFO: Adding ASIC 0x2, ASIC uplink 1, uplink 2
08:58:45:setup_element:INFO: Adding ASIC 0x3, ASIC uplink 0, uplink 10
08:58:45:setup_element:INFO: Adding ASIC 0x3, ASIC uplink 1, uplink 11
08:58:45:setup_element:INFO: Adding ASIC 0x4, ASIC uplink 0, uplink 5
08:58:45:setup_element:INFO: Adding ASIC 0x4, ASIC uplink 1, uplink 4
08:58:46:setup_element:INFO: Adding ASIC 0x5, ASIC uplink 0, uplink 12
08:58:46:setup_element:INFO: Adding ASIC 0x5, ASIC uplink 1, uplink 13
08:58:46:setup_element:INFO: Adding ASIC 0x6, ASIC uplink 0, uplink 7
08:58:46:setup_element:INFO: Adding ASIC 0x6, ASIC uplink 1, uplink 6
08:58:46:setup_element:INFO: Adding ASIC 0x7, ASIC uplink 0, uplink 14
08:58:46:setup_element:INFO: Adding ASIC 0x7, ASIC uplink 1, uplink 15
08:58:47:setup_element:INFO: Performing Elink synchronization
08:58:47:master:INFO: Setting encoding mode SOS for groups [0], downlinks [1]
08:58:47:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [1]
08:58:47:master:INFO: Setting encoding mode EOS for groups [0], downlinks [1]
08:58:47:master:INFO: Setting encoding mode FRAME for groups [0], downlinks [1]
08:58:47:setup_element:INFO: Writing SMX Elink masks for group 0, downlink 1
08:58:47:uplink:INFO: Enabling uplinks [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]
|_________________________________________________________________________|
_addr_|_upli_|_dwnli_|_grp_|_uplinks_|_#uplinks_|_uplinks_map_
0 | [0] | 1 | 0 | [1] | 2 | [(0, 1), (1, 0)]
1 | [0] | 1 | 0 | [8] | 2 | [(0, 8), (1, 9)]
2 | [0] | 1 | 0 | [3] | 2 | [(0, 3), (1, 2)]
3 | [0] | 1 | 0 | [10] | 2 | [(0, 10), (1, 11)]
4 | [0] | 1 | 0 | [5] | 2 | [(0, 5), (1, 4)]
5 | [0] | 1 | 0 | [12] | 2 | [(0, 12), (1, 13)]
6 | [0] | 1 | 0 | [7] | 2 | [(0, 7), (1, 6)]
7 | [0] | 1 | 0 | [14] | 2 | [(0, 14), (1, 15)]
|_________________________________________________________________________|
08:58:48:febtest:INFO: Init all SMX (CSA): 30
08:59:03:febtest:INFO: _Addr_|___________ASIC-ID_____________|_T_[C]_|_Vddm_[mV]_
08:59:03:febtest:INFO: 01-00 | XA-000-09-004-037-005-005-11 | 25.1 | 1212.7
08:59:04:febtest:INFO: 08-01 | XA-000-09-004-037-005-008-11 | 28.2 | 1189.2
08:59:04:febtest:INFO: 03-02 | XA-000-09-004-037-005-007-11 | 31.4 | 1195.1
08:59:04:febtest:INFO: 10-03 | XA-000-09-004-037-011-006-02 | 28.2 | 1195.1
08:59:04:febtest:INFO: 05-04 | XA-000-09-004-037-014-006-09 | 25.1 | 1212.7
08:59:04:febtest:INFO: 12-05 | XA-000-09-004-037-008-006-12 | 28.2 | 1206.9
08:59:05:febtest:INFO: 07-06 | XA-000-09-004-037-005-006-11 | 31.4 | 1201.0
08:59:05:febtest:INFO: 14-07 | XA-000-09-004-037-008-023-11 | 37.7 | 1159.7
08:59:06:febtest:INFO: Set all CSA to ZERO
FEB type: A FEB_A: 1 FEB_B: 0
08:59:08:ST3_smx:INFO: chip: 1-0 25.062742 C 1230.330540 mV
08:59:08:ST3_discr_histo:WARNING: Not enough entries for fit!!!
08:59:08:ST3_discr_histo:WARNING: Not enough entries for fit!!!
08:59:08:ST3_smx:INFO: Electrons
08:59:08:ST3_smx:INFO: # loops 0
08:59:09:ST3_smx:INFO: # loops 1
08:59:11:ST3_smx:INFO: # loops 2
08:59:12:ST3_smx:INFO: Total # of broken channels: 0
08:59:12:ST3_smx:INFO: List of broken channels: []
08:59:12:ST3_smx:INFO: Total # of broken channels: 0
08:59:12:ST3_smx:INFO: List of broken channels: []
08:59:14:ST3_smx:INFO: chip: 8-1 28.225000 C 1206.851500 mV
08:59:14:ST3_discr_histo:WARNING: Not enough entries for fit!!!
08:59:14:ST3_discr_histo:WARNING: Not enough entries for fit!!!
08:59:14:ST3_smx:INFO: Electrons
08:59:14:ST3_smx:INFO: # loops 0
08:59:16:ST3_smx:INFO: # loops 1
08:59:17:ST3_smx:INFO: # loops 2
08:59:19:ST3_smx:INFO: Total # of broken channels: 0
08:59:19:ST3_smx:INFO: List of broken channels: []
08:59:19:ST3_smx:INFO: Total # of broken channels: 0
08:59:19:ST3_smx:INFO: List of broken channels: []
08:59:20:ST3_smx:INFO: chip: 3-2 31.389742 C 1206.851500 mV
08:59:20:ST3_discr_histo:WARNING: Not enough entries for fit!!!
08:59:20:ST3_discr_histo:WARNING: Not enough entries for fit!!!
08:59:20:ST3_smx:INFO: Electrons
08:59:20:ST3_smx:INFO: # loops 0
08:59:22:ST3_smx:INFO: # loops 1
08:59:24:ST3_smx:INFO: # loops 2
08:59:25:ST3_smx:INFO: Total # of broken channels: 0
08:59:25:ST3_smx:INFO: List of broken channels: []
08:59:25:ST3_smx:INFO: Total # of broken channels: 0
08:59:25:ST3_smx:INFO: List of broken channels: []
08:59:27:ST3_smx:INFO: chip: 10-3 28.225000 C 1206.851500 mV
08:59:27:ST3_discr_histo:WARNING: Not enough entries for fit!!!
08:59:27:ST3_discr_histo:WARNING: Not enough entries for fit!!!
08:59:27:ST3_smx:INFO: Electrons
08:59:27:ST3_smx:INFO: # loops 0
08:59:29:ST3_smx:INFO: # loops 1
08:59:30:ST3_smx:INFO: # loops 2
08:59:32:ST3_smx:INFO: Total # of broken channels: 0
08:59:32:ST3_smx:INFO: List of broken channels: []
08:59:32:ST3_smx:INFO: Total # of broken channels: 0
08:59:32:ST3_smx:INFO: List of broken channels: []
08:59:33:ST3_smx:INFO: chip: 5-4 25.062742 C 1224.468235 mV
08:59:33:ST3_discr_histo:WARNING: Not enough entries for fit!!!
08:59:33:ST3_discr_histo:WARNING: Not enough entries for fit!!!
08:59:33:ST3_smx:INFO: Electrons
08:59:33:ST3_smx:INFO: # loops 0
08:59:35:ST3_smx:INFO: # loops 1
08:59:36:ST3_smx:INFO: # loops 2
08:59:38:ST3_smx:INFO: Total # of broken channels: 0
08:59:38:ST3_smx:INFO: List of broken channels: []
08:59:38:ST3_smx:INFO: Total # of broken channels: 0
08:59:38:ST3_smx:INFO: List of broken channels: []
08:59:39:ST3_smx:INFO: chip: 12-5 28.225000 C 1212.728715 mV
08:59:39:ST3_discr_histo:WARNING: Not enough entries for fit!!!
08:59:39:ST3_discr_histo:WARNING: Not enough entries for fit!!!
08:59:39:ST3_smx:INFO: Electrons
08:59:39:ST3_smx:INFO: # loops 0
08:59:41:ST3_smx:INFO: # loops 1
08:59:43:ST3_smx:INFO: # loops 2
08:59:44:ST3_smx:INFO: Total # of broken channels: 0
08:59:44:ST3_smx:INFO: List of broken channels: []
08:59:44:ST3_smx:INFO: Total # of broken channels: 0
08:59:44:ST3_smx:INFO: List of broken channels: []
08:59:46:ST3_smx:INFO: chip: 7-6 31.389742 C 1212.728715 mV
08:59:46:ST3_discr_histo:WARNING: Not enough entries for fit!!!
08:59:46:ST3_discr_histo:WARNING: Not enough entries for fit!!!
08:59:46:ST3_smx:INFO: Electrons
08:59:46:ST3_smx:INFO: # loops 0
08:59:47:ST3_smx:INFO: # loops 1
08:59:49:ST3_smx:INFO: # loops 2
08:59:51:ST3_smx:INFO: Total # of broken channels: 0
08:59:51:ST3_smx:INFO: List of broken channels: []
08:59:51:ST3_smx:INFO: Total # of broken channels: 0
08:59:51:ST3_smx:INFO: List of broken channels: []
08:59:52:ST3_smx:INFO: chip: 14-7 40.898880 C 1171.483840 mV
08:59:53:ST3_discr_histo:WARNING: Not enough entries for fit!!!
08:59:53:ST3_discr_histo:WARNING: Not enough entries for fit!!!
08:59:53:ST3_smx:INFO: Electrons
08:59:53:ST3_smx:INFO: # loops 0
08:59:54:ST3_smx:INFO: # loops 1
08:59:56:ST3_smx:INFO: # loops 2
08:59:58:ST3_smx:INFO: Total # of broken channels: 0
08:59:58:ST3_smx:INFO: List of broken channels: []
08:59:58:ST3_smx:INFO: Total # of broken channels: 0
08:59:58:ST3_smx:INFO: List of broken channels: []
08:59:58:febtest:INFO: _Addr_|___________ASIC-ID_____________|_T_[C]_|_Vddm_[mV]_
08:59:58:febtest:INFO: 01-00 | XA-000-09-004-037-005-005-11 | 25.1 | 1247.9
08:59:58:febtest:INFO: 08-01 | XA-000-09-004-037-005-008-11 | 31.4 | 1230.3
08:59:58:febtest:INFO: 03-02 | XA-000-09-004-037-005-007-11 | 31.4 | 1224.5
08:59:59:febtest:INFO: 10-03 | XA-000-09-004-037-011-006-02 | 31.4 | 1236.2
08:59:59:febtest:INFO: 05-04 | XA-000-09-004-037-014-006-09 | 28.2 | 1247.9
08:59:59:febtest:INFO: 12-05 | XA-000-09-004-037-008-006-12 | 31.4 | 1242.0
08:59:59:febtest:INFO: 07-06 | XA-000-09-004-037-005-006-11 | 31.4 | 1236.2
08:59:59:febtest:INFO: 14-07 | XA-000-09-004-037-008-023-11 | 40.9 | 1195.1
############################################################
# S U M M A R Y #
############################################################
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
############################################################
# S U M M A R Y #
############################################################
TEST_NAME : FEB-Microcable
TEST_DATE : 25_07_22-08_58_37
OPERATOR : Benjamin;
SITE : KIT | SETUP : KIT_TEST_SETUP_1
------------------------------------------------------------
| FEB_SN : 3205| FEB_TYPE : 8.2| FEB_UPLINKS : 2| FEB_A
------------------------------------------------------------
------------------------------------------------------------
VI_before_Init : ['2.450', '1.5030', '1.850', '2.1390', '0.000', '0.0000', '0.000', '0.0000']
VI_after__Init : ['2.450', '2.0320', '1.850', '2.3900', '0.000', '0.0000', '0.000', '0.0000']
VI_at__the_End : ['2.450', '1.9850', '1.850', '0.5160', '0.000', '0.0000', '0.000', '0.0000']