Go Back
FEB_3288 11.11.25 08:25:50
Info
08:25:50:ST3_Shared:INFO: oooooooooooooooooooooooooooooooooooooooooooooooooooooooooooo
08:25:50:ST3_Shared:INFO: FEB-Microcable
08:25:50:ST3_Shared:INFO: oooooooooooooooooooooooooooooooooooooooooooooooooooooooooooo
08:25:50:febtest:INFO: Testing FEB with SN 3288
08:25:52:smx_tester:INFO: Scanning setup
08:25:52:elinks:INFO: Disabling clock on downlink 0
08:25:52:elinks:INFO: Disabling clock on downlink 1
08:25:52:elinks:INFO: Disabling clock on downlink 2
08:25:52:elinks:INFO: Disabling clock on downlink 3
08:25:52:elinks:INFO: Disabling clock on downlink 4
08:25:52:setup_element:INFO: Checking SOS, encoding_mode: SOS
08:25:52:master:INFO: Setting encoding mode SOS for groups [0], downlinks [0]
08:25:52:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
08:25:52:elinks:INFO: Disabling clock on downlink 0
08:25:52:elinks:INFO: Disabling clock on downlink 1
08:25:52:elinks:INFO: Disabling clock on downlink 2
08:25:52:elinks:INFO: Disabling clock on downlink 3
08:25:52:elinks:INFO: Disabling clock on downlink 4
08:25:52:setup_element:INFO: Checking SOS, encoding_mode: SOS
08:25:52:master:INFO: Setting encoding mode SOS for groups [0], downlinks [1]
08:25:52:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 0
08:25:52:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 1
08:25:52:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 2
08:25:52:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 3
08:25:52:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 4
08:25:52:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 5
08:25:52:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 6
08:25:52:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 7
08:25:52:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 8
08:25:52:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 9
08:25:52:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 10
08:25:52:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 11
08:25:52:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 12
08:25:52:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 13
08:25:52:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 14
08:25:52:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 15
08:25:52:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
08:25:52:elinks:INFO: Disabling clock on downlink 0
08:25:52:elinks:INFO: Disabling clock on downlink 1
08:25:52:elinks:INFO: Disabling clock on downlink 2
08:25:52:elinks:INFO: Disabling clock on downlink 3
08:25:52:elinks:INFO: Disabling clock on downlink 4
08:25:52:setup_element:INFO: Checking SOS, encoding_mode: SOS
08:25:52:master:INFO: Setting encoding mode SOS for groups [0], downlinks [2]
08:25:52:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
08:25:52:elinks:INFO: Disabling clock on downlink 0
08:25:52:elinks:INFO: Disabling clock on downlink 1
08:25:52:elinks:INFO: Disabling clock on downlink 2
08:25:52:elinks:INFO: Disabling clock on downlink 3
08:25:52:elinks:INFO: Disabling clock on downlink 4
08:25:52:setup_element:INFO: Checking SOS, encoding_mode: SOS
08:25:52:master:INFO: Setting encoding mode SOS for groups [0], downlinks [3]
08:25:52:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
08:25:52:elinks:INFO: Disabling clock on downlink 0
08:25:52:elinks:INFO: Disabling clock on downlink 1
08:25:52:elinks:INFO: Disabling clock on downlink 2
08:25:52:elinks:INFO: Disabling clock on downlink 3
08:25:52:elinks:INFO: Disabling clock on downlink 4
08:25:52:setup_element:INFO: Checking SOS, encoding_mode: SOS
08:25:52:master:INFO: Setting encoding mode SOS for groups [0], downlinks [4]
08:25:52:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
08:25:52:setup_element:INFO: Scanning clock phase
08:25:52:master:INFO: Setting encoding mode SOS for groups [0], downlinks [1]
08:25:52:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [1]
08:25:53:setup_element:INFO: Clock phase scan results for group 0, downlink 1
08:25:53:setup_element:INFO: Eye window for uplink 0 : ________________________________________________________________XXXXXXX_________
Clock Delay: 27
08:25:53:setup_element:INFO: Eye window for uplink 1 : ________________________________________________________________XXXXXXX_________
Clock Delay: 27
08:25:53:setup_element:INFO: Eye window for uplink 2 : _______________________________________________________________XXXXXXXX_________
Clock Delay: 26
08:25:53:setup_element:INFO: Eye window for uplink 3 : _______________________________________________________________XXXXXXXX_________
Clock Delay: 26
08:25:53:setup_element:INFO: Eye window for uplink 4 : _________________________________________________________________XXXXXX_________
Clock Delay: 27
08:25:53:setup_element:INFO: Eye window for uplink 5 : _________________________________________________________________XXXXXX_________
Clock Delay: 27
08:25:53:setup_element:INFO: Eye window for uplink 6 : _____________________________________________________________XXXXXXX____________
Clock Delay: 24
08:25:53:setup_element:INFO: Eye window for uplink 7 : _____________________________________________________________XXXXXXX____________
Clock Delay: 24
08:25:53:setup_element:INFO: Eye window for uplink 8 : ______________________________________________________________XXXXXXXX__________
Clock Delay: 25
08:25:53:setup_element:INFO: Eye window for uplink 9 : ______________________________________________________________XXXXXXXX__________
Clock Delay: 25
08:25:53:setup_element:INFO: Eye window for uplink 10: _____________________________________________________________XXXXXXX____________
Clock Delay: 24
08:25:53:setup_element:INFO: Eye window for uplink 11: _____________________________________________________________XXXXXXX____________
Clock Delay: 24
08:25:53:setup_element:INFO: Eye window for uplink 12: _____________________________________________________________XXXXXXX____________
Clock Delay: 24
08:25:53:setup_element:INFO: Eye window for uplink 13: _____________________________________________________________XXXXXXX____________
Clock Delay: 24
08:25:53:setup_element:INFO: Eye window for uplink 14: _____________________________________________________________XXXXXXX____________
Clock Delay: 24
08:25:53:setup_element:INFO: Eye window for uplink 15: _____________________________________________________________XXXXXXX____________
Clock Delay: 24
08:25:53:setup_element:INFO: Setting the clock phase to 25 for group 0, downlink 1
08:25:53:setup_element:INFO: Scanning data phases
08:25:53:master:INFO: Setting encoding mode SOS for groups [0], downlinks [1]
08:25:53:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [1]
08:25:58:setup_element:INFO: Data phase scan results for group 0, downlink 1
08:25:58:setup_element:INFO: Eye window for uplink 0 : __________________XXXXXXXXXXXXX_________
Data delay found: 4
08:25:58:setup_element:INFO: Eye window for uplink 1 : ________________XXXXXXXXXXX_____________
Data delay found: 1
08:25:58:setup_element:INFO: Eye window for uplink 2 : ____________XXXXXXX_____________________
Data delay found: 35
08:25:58:setup_element:INFO: Eye window for uplink 3 : ___________XXXXXXX______________________
Data delay found: 34
08:25:58:setup_element:INFO: Eye window for uplink 4 : _________XXXXXXXXXX_____________________
Data delay found: 33
08:25:58:setup_element:INFO: Eye window for uplink 5 : _________XXXXXXXXXX_____________________
Data delay found: 33
08:25:58:setup_element:INFO: Eye window for uplink 6 : ____XXXXXX______________________________
Data delay found: 26
08:25:58:setup_element:INFO: Eye window for uplink 7 : _XXXXXXX_______________________________X
Data delay found: 23
08:25:58:setup_element:INFO: Eye window for uplink 8 : _____________________________XXXXXXXX___
Data delay found: 12
08:25:58:setup_element:INFO: Eye window for uplink 9 : _______________________________XXXXXXXX_
Data delay found: 14
08:25:58:setup_element:INFO: Eye window for uplink 10: ________________________________XXXXXXX_
Data delay found: 15
08:25:58:setup_element:INFO: Eye window for uplink 11: X_________________________________XXXXX_
Data delay found: 17
08:25:58:setup_element:INFO: Eye window for uplink 12: XXX________________________________XXXXX
Data delay found: 18
08:25:58:setup_element:INFO: Eye window for uplink 13: XXX_X________________________________XXX
Data delay found: 20
08:25:58:setup_element:INFO: Eye window for uplink 14: X_________________________________XXXXXX
Data delay found: 17
08:25:58:setup_element:INFO: Eye window for uplink 15: XX________________________________XXXXXX
Data delay found: 17
08:25:58:setup_element:INFO: Setting the data phase to 4 for uplink 0
08:25:58:setup_element:INFO: Setting the data phase to 1 for uplink 1
08:25:58:setup_element:INFO: Setting the data phase to 35 for uplink 2
08:25:58:setup_element:INFO: Setting the data phase to 34 for uplink 3
08:25:58:setup_element:INFO: Setting the data phase to 33 for uplink 4
08:25:58:setup_element:INFO: Setting the data phase to 33 for uplink 5
08:25:58:setup_element:INFO: Setting the data phase to 26 for uplink 6
08:25:58:setup_element:INFO: Setting the data phase to 23 for uplink 7
08:25:58:setup_element:INFO: Setting the data phase to 12 for uplink 8
08:25:58:setup_element:INFO: Setting the data phase to 14 for uplink 9
08:25:58:setup_element:INFO: Setting the data phase to 15 for uplink 10
08:25:58:setup_element:INFO: Setting the data phase to 17 for uplink 11
08:25:58:setup_element:INFO: Setting the data phase to 18 for uplink 12
08:25:58:setup_element:INFO: Setting the data phase to 20 for uplink 13
08:25:58:setup_element:INFO: Setting the data phase to 17 for uplink 14
08:25:58:setup_element:INFO: Setting the data phase to 17 for uplink 15
08:25:58:setup_element:INFO: Beginning SMX ASICs map scan
08:25:58:master:INFO: Setting encoding mode SOS for groups [0], downlinks [1]
08:25:58:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [1]
08:25:58:master:INFO: Setting encoding mode EOS for groups [0], downlinks [1]
08:25:58:master:INFO: Setting encoding mode FRAME for groups [0], downlinks [1]
08:25:58:uplink:INFO: Setting uplinks mask [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]
08:25:58:setup_element:INFO: Adding ASIC 0x0, ASIC uplink 0, uplink 1
08:25:58:setup_element:INFO: Adding ASIC 0x0, ASIC uplink 1, uplink 0
08:25:58:setup_element:INFO: Adding ASIC 0x1, ASIC uplink 0, uplink 8
08:25:58:setup_element:INFO: Adding ASIC 0x1, ASIC uplink 1, uplink 9
08:25:58:setup_element:INFO: Adding ASIC 0x2, ASIC uplink 0, uplink 3
08:25:58:setup_element:INFO: Adding ASIC 0x2, ASIC uplink 1, uplink 2
08:25:58:setup_element:INFO: Adding ASIC 0x3, ASIC uplink 0, uplink 10
08:25:58:setup_element:INFO: Adding ASIC 0x3, ASIC uplink 1, uplink 11
08:25:59:setup_element:INFO: Adding ASIC 0x4, ASIC uplink 0, uplink 5
08:25:59:setup_element:INFO: Adding ASIC 0x4, ASIC uplink 1, uplink 4
08:25:59:setup_element:INFO: Adding ASIC 0x5, ASIC uplink 0, uplink 12
08:25:59:setup_element:INFO: Adding ASIC 0x5, ASIC uplink 1, uplink 13
08:25:59:setup_element:INFO: Adding ASIC 0x6, ASIC uplink 0, uplink 7
08:25:59:setup_element:INFO: Adding ASIC 0x6, ASIC uplink 1, uplink 6
08:25:59:setup_element:INFO: Adding ASIC 0x7, ASIC uplink 0, uplink 14
08:25:59:setup_element:INFO: Adding ASIC 0x7, ASIC uplink 1, uplink 15
08:26:00:setup_element:INFO: Performing Elink synchronization
08:26:00:master:INFO: Setting encoding mode SOS for groups [0], downlinks [1]
08:26:00:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [1]
08:26:00:master:INFO: Setting encoding mode EOS for groups [0], downlinks [1]
08:26:01:master:INFO: Setting encoding mode FRAME for groups [0], downlinks [1]
08:26:01:setup_element:INFO: Writing SMX Elink masks for group 0, downlink 1
08:26:01:uplink:INFO: Enabling uplinks [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]
|_________________________________________________________________________|
_addr_|_upli_|_dwnli_|_grp_|_uplinks_|_#uplinks_|_uplinks_map_
0 | [0] | 1 | 0 | [1] | 2 | [(0, 1), (1, 0)]
1 | [0] | 1 | 0 | [8] | 2 | [(0, 8), (1, 9)]
2 | [0] | 1 | 0 | [3] | 2 | [(0, 3), (1, 2)]
3 | [0] | 1 | 0 | [10] | 2 | [(0, 10), (1, 11)]
4 | [0] | 1 | 0 | [5] | 2 | [(0, 5), (1, 4)]
5 | [0] | 1 | 0 | [12] | 2 | [(0, 12), (1, 13)]
6 | [0] | 1 | 0 | [7] | 2 | [(0, 7), (1, 6)]
7 | [0] | 1 | 0 | [14] | 2 | [(0, 14), (1, 15)]
|_________________________________________________________________________|
08:26:01:febtest:INFO: Init all SMX (CSA): 30
08:26:15:febtest:INFO: _Addr_|___________ASIC-ID_____________|_T_[C]_|_Vddm_[mV]_
08:26:15:febtest:INFO: 01-00 | XA-000-09-004-036-007-003-00 | 28.2 | 1183.3
08:26:16:febtest:INFO: 08-01 | XA-000-09-004-036-006-009-13 | 31.4 | 1177.4
08:26:16:febtest:INFO: 03-02 | XA-000-09-004-036-010-003-07 | 31.4 | 1177.4
08:26:16:febtest:INFO: 10-03 | XA-000-09-004-036-009-009-09 | 34.6 | 1171.5
08:26:16:febtest:INFO: 05-04 | XA-000-09-004-036-003-008-06 | 31.4 | 1177.4
08:26:16:febtest:INFO: 12-05 | XA-000-09-004-036-009-008-09 | 34.6 | 1159.7
08:26:17:febtest:INFO: 07-06 | XA-000-09-004-036-003-009-06 | 28.2 | 1195.1
08:26:17:febtest:INFO: 14-07 | XA-000-09-004-036-012-008-02 | 25.1 | 1195.1
08:26:18:febtest:INFO: Set all CSA to ZERO
FEB type: A FEB_A: 1 FEB_B: 0
08:26:20:ST3_smx:INFO: chip: 1-0 31.389742 C 1195.082160 mV
08:26:20:ST3_discr_histo:WARNING: Not enough entries for fit!!!
08:26:20:ST3_discr_histo:WARNING: Not enough entries for fit!!!
08:26:20:ST3_smx:INFO: Electrons
08:26:20:ST3_smx:INFO: # loops 0
08:26:21:ST3_smx:INFO: # loops 1
08:26:23:ST3_smx:INFO: # loops 2
08:26:25:ST3_smx:INFO: Total # of broken channels: 0
08:26:25:ST3_smx:INFO: List of broken channels: []
08:26:25:ST3_smx:INFO: Total # of broken channels: 0
08:26:25:ST3_smx:INFO: List of broken channels: []
08:26:26:ST3_smx:INFO: chip: 8-1 31.389742 C 1189.190035 mV
08:26:26:ST3_discr_histo:WARNING: Not enough entries for fit!!!
08:26:26:ST3_discr_histo:WARNING: Not enough entries for fit!!!
08:26:26:ST3_smx:INFO: Electrons
08:26:26:ST3_smx:INFO: # loops 0
08:26:28:ST3_smx:INFO: # loops 1
08:26:30:ST3_smx:INFO: # loops 2
08:26:31:ST3_smx:INFO: Total # of broken channels: 0
08:26:31:ST3_smx:INFO: List of broken channels: []
08:26:31:ST3_smx:INFO: Total # of broken channels: 0
08:26:31:ST3_smx:INFO: List of broken channels: []
08:26:33:ST3_smx:INFO: chip: 3-2 31.389742 C 1189.190035 mV
08:26:33:ST3_discr_histo:WARNING: Not enough entries for fit!!!
08:26:33:ST3_discr_histo:WARNING: Not enough entries for fit!!!
08:26:33:ST3_smx:INFO: Electrons
08:26:33:ST3_smx:INFO: # loops 0
08:26:34:ST3_smx:INFO: # loops 1
08:26:36:ST3_smx:INFO: # loops 2
08:26:38:ST3_smx:INFO: Total # of broken channels: 0
08:26:38:ST3_smx:INFO: List of broken channels: []
08:26:38:ST3_smx:INFO: Total # of broken channels: 0
08:26:38:ST3_smx:INFO: List of broken channels: []
08:26:39:ST3_smx:INFO: chip: 10-3 34.556970 C 1183.292940 mV
08:26:39:ST3_discr_histo:WARNING: Not enough entries for fit!!!
08:26:39:ST3_discr_histo:WARNING: Not enough entries for fit!!!
08:26:39:ST3_smx:INFO: Electrons
08:26:39:ST3_smx:INFO: # loops 0
08:26:41:ST3_smx:INFO: # loops 1
08:26:43:ST3_smx:INFO: # loops 2
08:26:44:ST3_smx:INFO: Total # of broken channels: 0
08:26:44:ST3_smx:INFO: List of broken channels: []
08:26:44:ST3_smx:INFO: Total # of broken channels: 0
08:26:44:ST3_smx:INFO: List of broken channels: []
08:26:46:ST3_smx:INFO: chip: 5-4 34.556970 C 1189.190035 mV
08:26:46:ST3_discr_histo:WARNING: Not enough entries for fit!!!
08:26:46:ST3_discr_histo:WARNING: Not enough entries for fit!!!
08:26:46:ST3_smx:INFO: Electrons
08:26:46:ST3_smx:INFO: # loops 0
08:26:47:ST3_smx:INFO: # loops 1
08:26:49:ST3_smx:INFO: # loops 2
08:26:51:ST3_smx:INFO: Total # of broken channels: 0
08:26:51:ST3_smx:INFO: List of broken channels: []
08:26:51:ST3_smx:INFO: Total # of broken channels: 0
08:26:51:ST3_smx:INFO: List of broken channels: []
08:26:52:ST3_smx:INFO: chip: 12-5 37.726682 C 1177.390875 mV
08:26:52:ST3_discr_histo:WARNING: Not enough entries for fit!!!
08:26:52:ST3_discr_histo:WARNING: Not enough entries for fit!!!
08:26:52:ST3_smx:INFO: Electrons
08:26:52:ST3_smx:INFO: # loops 0
08:26:54:ST3_smx:INFO: # loops 1
08:26:55:ST3_smx:INFO: # loops 2
08:26:57:ST3_smx:INFO: Total # of broken channels: 0
08:26:57:ST3_smx:INFO: List of broken channels: []
08:26:57:ST3_smx:INFO: Total # of broken channels: 0
08:26:57:ST3_smx:INFO: List of broken channels: []
08:26:58:ST3_smx:INFO: chip: 7-6 28.225000 C 1200.969315 mV
08:26:58:ST3_discr_histo:WARNING: Not enough entries for fit!!!
08:26:58:ST3_discr_histo:WARNING: Not enough entries for fit!!!
08:26:58:ST3_smx:INFO: Electrons
08:26:58:ST3_smx:INFO: # loops 0
08:27:00:ST3_smx:INFO: # loops 1
08:27:02:ST3_smx:INFO: # loops 2
08:27:03:ST3_smx:INFO: Total # of broken channels: 0
08:27:03:ST3_smx:INFO: List of broken channels: []
08:27:03:ST3_smx:INFO: Total # of broken channels: 0
08:27:03:ST3_smx:INFO: List of broken channels: []
08:27:05:ST3_smx:INFO: chip: 14-7 25.062742 C 1206.851500 mV
08:27:05:ST3_discr_histo:WARNING: Not enough entries for fit!!!
08:27:05:ST3_discr_histo:WARNING: Not enough entries for fit!!!
08:27:05:ST3_smx:INFO: Electrons
08:27:05:ST3_smx:INFO: # loops 0
08:27:06:ST3_smx:INFO: # loops 1
08:27:08:ST3_smx:INFO: # loops 2
08:27:09:ST3_smx:INFO: Total # of broken channels: 0
08:27:09:ST3_smx:INFO: List of broken channels: []
08:27:09:ST3_smx:INFO: Total # of broken channels: 0
08:27:09:ST3_smx:INFO: List of broken channels: []
08:27:10:febtest:INFO: _Addr_|___________ASIC-ID_____________|_T_[C]_|_Vddm_[mV]_
08:27:10:febtest:INFO: 01-00 | XA-000-09-004-036-007-003-00 | 31.4 | 1230.3
08:27:10:febtest:INFO: 08-01 | XA-000-09-004-036-006-009-13 | 34.6 | 1212.7
08:27:10:febtest:INFO: 03-02 | XA-000-09-004-036-010-003-07 | 34.6 | 1212.7
08:27:10:febtest:INFO: 10-03 | XA-000-09-004-036-009-009-09 | 37.7 | 1206.9
08:27:11:febtest:INFO: 05-04 | XA-000-09-004-036-003-008-06 | 34.6 | 1206.9
08:27:11:febtest:INFO: 12-05 | XA-000-09-004-036-009-008-09 | 37.7 | 1201.0
08:27:11:febtest:INFO: 07-06 | XA-000-09-004-036-003-009-06 | 31.4 | 1224.5
08:27:11:febtest:INFO: 14-07 | XA-000-09-004-036-012-008-02 | 28.2 | 1230.3
############################################################
# S U M M A R Y #
############################################################
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
############################################################
# S U M M A R Y #
############################################################
TEST_NAME : FEB-Microcable
TEST_DATE : 25_11_11-08_25_50
OPERATOR : Alois Alzheimer
SITE : KIT | SETUP : KIT_TEST_SETUP_1
------------------------------------------------------------
| FEB_SN : 3288| FEB_TYPE : 8.2| FEB_UPLINKS : 2| FEB_A
------------------------------------------------------------
------------------------------------------------------------
VI_before_Init : ['2.451', '1.6770', '1.850', '2.0300', '0.000', '0.0000', '0.000', '0.0000']
VI_after__Init : ['2.450', '2.0200', '1.850', '2.4360', '0.000', '0.0000', '0.000', '0.0000']
VI_at__the_End : ['2.450', '1.9760', '1.850', '0.5134', '0.000', '0.0000', '0.000', '0.0000']