Go Back
FEB_4031 13.06.24 15:27:15
TextEdit.txt
15:27:15:ST3_Shared:INFO: oooooooooooooooooooooooooooooooooooooooooooooooooooooooooooo
15:27:15:ST3_Shared:INFO: FEB-Microcable
15:27:15:ST3_Shared:INFO: oooooooooooooooooooooooooooooooooooooooooooooooooooooooooooo
15:27:15:febtest:INFO: Testing FEB with SN 4031
15:27:18:smx_tester:INFO: Scanning setup
15:27:18:elinks:INFO: Disabling clock on downlink 0
15:27:18:elinks:INFO: Disabling clock on downlink 1
15:27:18:elinks:INFO: Disabling clock on downlink 2
15:27:18:elinks:INFO: Disabling clock on downlink 3
15:27:18:elinks:INFO: Disabling clock on downlink 4
15:27:18:setup_element:INFO: Checking SOS, encoding_mode: SOS
15:27:18:master:INFO: Setting encoding mode SOS for groups [0], downlinks [0]
15:27:18:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
15:27:18:elinks:INFO: Disabling clock on downlink 0
15:27:18:elinks:INFO: Disabling clock on downlink 1
15:27:18:elinks:INFO: Disabling clock on downlink 2
15:27:18:elinks:INFO: Disabling clock on downlink 3
15:27:18:elinks:INFO: Disabling clock on downlink 4
15:27:18:setup_element:INFO: Checking SOS, encoding_mode: SOS
15:27:18:master:INFO: Setting encoding mode SOS for groups [0], downlinks [1]
15:27:18:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
15:27:18:elinks:INFO: Disabling clock on downlink 0
15:27:18:elinks:INFO: Disabling clock on downlink 1
15:27:18:elinks:INFO: Disabling clock on downlink 2
15:27:18:elinks:INFO: Disabling clock on downlink 3
15:27:18:elinks:INFO: Disabling clock on downlink 4
15:27:18:setup_element:INFO: Checking SOS, encoding_mode: SOS
15:27:18:master:INFO: Setting encoding mode SOS for groups [0], downlinks [2]
15:27:18:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 24
15:27:18:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 25
15:27:18:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 26
15:27:18:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 27
15:27:18:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 28
15:27:18:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 29
15:27:18:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 30
15:27:18:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 31
15:27:18:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
15:27:18:elinks:INFO: Disabling clock on downlink 0
15:27:18:elinks:INFO: Disabling clock on downlink 1
15:27:18:elinks:INFO: Disabling clock on downlink 2
15:27:18:elinks:INFO: Disabling clock on downlink 3
15:27:18:elinks:INFO: Disabling clock on downlink 4
15:27:18:setup_element:INFO: Checking SOS, encoding_mode: SOS
15:27:18:master:INFO: Setting encoding mode SOS for groups [0], downlinks [3]
15:27:18:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
15:27:18:elinks:INFO: Disabling clock on downlink 0
15:27:18:elinks:INFO: Disabling clock on downlink 1
15:27:18:elinks:INFO: Disabling clock on downlink 2
15:27:18:elinks:INFO: Disabling clock on downlink 3
15:27:18:elinks:INFO: Disabling clock on downlink 4
15:27:18:setup_element:INFO: Checking SOS, encoding_mode: SOS
15:27:18:master:INFO: Setting encoding mode SOS for groups [0], downlinks [4]
15:27:18:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
15:27:18:setup_element:INFO: Scanning clock phase
15:27:18:master:INFO: Setting encoding mode SOS for groups [0], downlinks [2]
15:27:19:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [2]
15:27:19:setup_element:INFO: Clock phase scan results for group 0, downlink 2
15:27:19:setup_element:INFO: Eye window for uplink 24: ______________________________________________________________________XXXXXXX___
Clock Delay: 33
15:27:19:setup_element:INFO: Eye window for uplink 25: ______________________________________________________________________XXXXXXX___
Clock Delay: 33
15:27:19:setup_element:INFO: Eye window for uplink 26: ________________________________________________________________________________
Clock Delay: 40
15:27:19:setup_element:INFO: Eye window for uplink 27: ________________________________________________________________________________
Clock Delay: 40
15:27:19:setup_element:INFO: Eye window for uplink 28: _________________________________________________________________________XXXXX__
Clock Delay: 35
15:27:19:setup_element:INFO: Eye window for uplink 29: _________________________________________________________________________XXXXX__
Clock Delay: 35
15:27:19:setup_element:INFO: Eye window for uplink 30: _______________________________________________________________________XXXXX____
Clock Delay: 33
15:27:19:setup_element:INFO: Eye window for uplink 31: _______________________________________________________________________XXXXX____
Clock Delay: 33
15:27:19:setup_element:INFO: Setting the clock phase to 33 for group 0, downlink 2
15:27:19:setup_element:INFO: Scanning data phases
15:27:19:master:INFO: Setting encoding mode SOS for groups [0], downlinks [2]
15:27:19:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [2]
15:27:24:setup_element:INFO: Data phase scan results for group 0, downlink 2
15:27:24:setup_element:INFO: Eye window for uplink 24: __XXXXXX________________________________
Data delay found: 24
15:27:24:setup_element:INFO: Eye window for uplink 25: _____XXXXX______________________________
Data delay found: 27
15:27:24:setup_element:INFO: Eye window for uplink 26: _XXXXXX_________________________________
Data delay found: 23
15:27:24:setup_element:INFO: Eye window for uplink 27: _____XXXXXXX____________________________
Data delay found: 28
15:27:24:setup_element:INFO: Eye window for uplink 28: ___________XXXXX________________________
Data delay found: 33
15:27:24:setup_element:INFO: Eye window for uplink 29: _____________XXXXXX_____________________
Data delay found: 35
15:27:24:setup_element:INFO: Eye window for uplink 30: __________XXXXXX________________________
Data delay found: 32
15:27:24:setup_element:INFO: Eye window for uplink 31: ___________XXXX_________________________
Data delay found: 32
15:27:24:setup_element:INFO: Setting the data phase to 24 for uplink 24
15:27:24:setup_element:INFO: Setting the data phase to 27 for uplink 25
15:27:24:setup_element:INFO: Setting the data phase to 23 for uplink 26
15:27:24:setup_element:INFO: Setting the data phase to 28 for uplink 27
15:27:24:setup_element:INFO: Setting the data phase to 33 for uplink 28
15:27:24:setup_element:INFO: Setting the data phase to 35 for uplink 29
15:27:24:setup_element:INFO: Setting the data phase to 32 for uplink 30
15:27:24:setup_element:INFO: Setting the data phase to 32 for uplink 31
15:27:24:ST3_emu:ERROR: [
Setup Element:
Group: 0
Downlink: 2
Uplinks: [24, 25, 26, 27, 28, 29, 30, 31]
ASICs Map: None
Clock Phase Characteristic:
Optimal Phase: 33
Window Length: 72
Eye Windows:
Uplink 24: ______________________________________________________________________XXXXXXX___
Uplink 25: ______________________________________________________________________XXXXXXX___
Uplink 26: ________________________________________________________________________________
Uplink 27: ________________________________________________________________________________
Uplink 28: _________________________________________________________________________XXXXX__
Uplink 29: _________________________________________________________________________XXXXX__
Uplink 30: _______________________________________________________________________XXXXX____
Uplink 31: _______________________________________________________________________XXXXX____
Data phase characteristics:
Uplink 24:
Optimal Phase: 24
Window Length: 34
Eye Window: __XXXXXX________________________________
Uplink 25:
Optimal Phase: 27
Window Length: 35
Eye Window: _____XXXXX______________________________
Uplink 26:
Optimal Phase: 23
Window Length: 34
Eye Window: _XXXXXX_________________________________
Uplink 27:
Optimal Phase: 28
Window Length: 33
Eye Window: _____XXXXXXX____________________________
Uplink 28:
Optimal Phase: 33
Window Length: 35
Eye Window: ___________XXXXX________________________
Uplink 29:
Optimal Phase: 35
Window Length: 34
Eye Window: _____________XXXXXX_____________________
Uplink 30:
Optimal Phase: 32
Window Length: 34
Eye Window: __________XXXXXX________________________
Uplink 31:
Optimal Phase: 32
Window Length: 36
Eye Window: ___________XXXX_________________________
]
15:27:24:setup_element:INFO: Beginning SMX ASICs map scan
15:27:24:master:INFO: Setting encoding mode SOS for groups [0], downlinks [2]
15:27:24:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [2]
15:27:24:master:INFO: Setting encoding mode EOS for groups [0], downlinks [2]
15:27:24:master:INFO: Setting encoding mode FRAME for groups [0], downlinks [2]
15:27:24:uplink:INFO: Setting uplinks mask [24, 25, 26, 27, 28, 29, 30, 31]
15:27:24:setup_element:INFO: Adding ASIC 0x1, ASIC uplink 0, uplink 30
15:27:24:setup_element:INFO: Adding ASIC 0x1, ASIC uplink 1, uplink 31
15:27:25:setup_element:INFO: Adding ASIC 0x3, ASIC uplink 0, uplink 28
15:27:25:setup_element:INFO: Adding ASIC 0x3, ASIC uplink 1, uplink 29
15:27:25:setup_element:INFO: Adding ASIC 0x5, ASIC uplink 0, uplink 26
15:27:25:setup_element:INFO: Adding ASIC 0x5, ASIC uplink 1, uplink 27
15:27:25:setup_element:INFO: Adding ASIC 0x7, ASIC uplink 0, uplink 24
15:27:25:setup_element:INFO: Adding ASIC 0x7, ASIC uplink 1, uplink 25
15:27:27:ST3_emu:ERROR:
Setup Element:
Group: 0
Downlink: 2
Uplinks: [24, 25, 26, 27, 28, 29, 30, 31]
ASICs Map:
ASIC address 0x1: (ASIC uplink, uplink): (0, 30), (1, 31)
ASIC address 0x3: (ASIC uplink, uplink): (0, 28), (1, 29)
ASIC address 0x5: (ASIC uplink, uplink): (0, 26), (1, 27)
ASIC address 0x7: (ASIC uplink, uplink): (0, 24), (1, 25)
Clock Phase Characteristic:
Optimal Phase: 33
Window Length: 72
Eye Windows:
Uplink 24: ______________________________________________________________________XXXXXXX___
Uplink 25: ______________________________________________________________________XXXXXXX___
Uplink 26: ________________________________________________________________________________
Uplink 27: ________________________________________________________________________________
Uplink 28: _________________________________________________________________________XXXXX__
Uplink 29: _________________________________________________________________________XXXXX__
Uplink 30: _______________________________________________________________________XXXXX____
Uplink 31: _______________________________________________________________________XXXXX____
Data phase characteristics:
Uplink 24:
Optimal Phase: 24
Window Length: 34
Eye Window: __XXXXXX________________________________
Uplink 25:
Optimal Phase: 27
Window Length: 35
Eye Window: _____XXXXX______________________________
Uplink 26:
Optimal Phase: 23
Window Length: 34
Eye Window: _XXXXXX_________________________________
Uplink 27:
Optimal Phase: 28
Window Length: 33
Eye Window: _____XXXXXXX____________________________
Uplink 28:
Optimal Phase: 33
Window Length: 35
Eye Window: ___________XXXXX________________________
Uplink 29:
Optimal Phase: 35
Window Length: 34
Eye Window: _____________XXXXXX_____________________
Uplink 30:
Optimal Phase: 32
Window Length: 34
Eye Window: __________XXXXXX________________________
Uplink 31:
Optimal Phase: 32
Window Length: 36
Eye Window: ___________XXXX_________________________
15:27:27:setup_element:INFO: Performing Elink synchronization
15:27:27:master:INFO: Setting encoding mode SOS for groups [0], downlinks [2]
15:27:27:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [2]
15:27:27:master:INFO: Setting encoding mode EOS for groups [0], downlinks [2]
15:27:27:master:INFO: Setting encoding mode FRAME for groups [0], downlinks [2]
15:27:27:setup_element:INFO: Writing SMX Elink masks for group 0, downlink 2
15:27:27:uplink:INFO: Enabling uplinks [24, 25, 26, 27, 28, 29, 30, 31]
15:27:27:ST3_emu:INFO: Number of chips: 4
addr | upli | dwnli | grp | uplinks | uplinks_map
1 | [0] | 2 | 0 | [30] | [(0, 30), (1, 31)]
3 | [0] | 2 | 0 | [28] | [(0, 28), (1, 29)]
5 | [0] | 2 | 0 | [26] | [(0, 26), (1, 27)]
7 | [0] | 2 | 0 | [24] | [(0, 24), (1, 25)]
FEB type: B FEB_A: 0 FEB_B: 1
15:27:28:febtest:INFO: _Addr_|___________ASIC-ID_____________|_T_[C]_|_Vddm_[mV]_
15:27:28:febtest:INFO: 30-01 | XA-000-08-003-000-000-096-15 | 40.9 | 1189.2
15:27:28:febtest:INFO: 28-03 | XA-000-08-003-000-001-029-14 | 37.7 | 1183.3
15:27:28:febtest:INFO: 26-05 | XA-000-08-003-000-001-136-03 | 40.9 | 1183.3
15:27:29:febtest:INFO: 24-07 | XA-000-08-003-000-000-053-13 | 53.6 | 1141.9
15:27:29:ST3_smx:INFO: Configuring SMX FAST
15:27:31:ST3_smx:INFO: chip: 30-1 47.250730 C 1171.483840 mV
15:27:31:ST3_smx:INFO: Electrons
15:27:31:ST3_smx:INFO: # loops 0
15:27:33:ST3_smx:INFO: # loops 1
15:27:35:ST3_smx:INFO: # loops 2
15:27:37:ST3_smx:INFO: Total # of broken channels: 0
15:27:37:ST3_smx:INFO: List of broken channels: []
15:27:37:ST3_smx:INFO: Total # of broken channels: 0
15:27:37:ST3_smx:INFO: List of broken channels: []
15:27:38:ST3_smx:INFO: Configuring SMX FAST
15:27:40:ST3_smx:INFO: chip: 28-3 37.726682 C 1189.190035 mV
15:27:40:ST3_smx:INFO: Electrons
15:27:40:ST3_smx:INFO: # loops 0
15:27:42:ST3_smx:INFO: # loops 1
15:27:44:ST3_smx:INFO: # loops 2
15:27:46:ST3_smx:INFO: Total # of broken channels: 0
15:27:46:ST3_smx:INFO: List of broken channels: []
15:27:46:ST3_smx:INFO: Total # of broken channels: 0
15:27:46:ST3_smx:INFO: List of broken channels: []
15:27:47:ST3_smx:INFO: Configuring SMX FAST
15:27:49:ST3_smx:INFO: chip: 26-5 44.073563 C 1177.390875 mV
15:27:50:ST3_smx:INFO: Electrons
15:27:50:ST3_smx:INFO: # loops 0
15:27:51:ST3_smx:INFO: # loops 1
15:27:54:ST3_smx:INFO: # loops 2
15:27:56:ST3_smx:INFO: Total # of broken channels: 0
15:27:56:ST3_smx:INFO: List of broken channels: []
15:27:56:ST3_smx:INFO: Total # of broken channels: 0
15:27:56:ST3_smx:INFO: List of broken channels: []
15:27:57:ST3_smx:INFO: Configuring SMX FAST
15:27:59:ST3_smx:INFO: chip: 24-7 53.612520 C 1141.874115 mV
15:27:59:ST3_smx:INFO: Electrons
15:27:59:ST3_smx:INFO: # loops 0
15:28:01:ST3_smx:INFO: # loops 1
15:28:03:ST3_smx:INFO: # loops 2
15:28:05:ST3_smx:INFO: Total # of broken channels: 0
15:28:05:ST3_smx:INFO: List of broken channels: []
15:28:05:ST3_smx:INFO: Total # of broken channels: 0
15:28:05:ST3_smx:INFO: List of broken channels: []
15:28:06:febtest:INFO: _Addr_|___________ASIC-ID_____________|_T_[C]_|_Vddm_[mV]_
15:28:06:febtest:INFO: 30-01 | XA-000-08-003-000-000-096-15 | 47.3 | 1171.5
15:28:07:febtest:INFO: 28-03 | XA-000-08-003-000-001-029-14 | 37.7 | 1189.2
15:28:07:febtest:INFO: 26-05 | XA-000-08-003-000-001-136-03 | 44.1 | 1177.4
15:28:07:febtest:INFO: 24-07 | XA-000-08-003-000-000-053-13 | 56.8 | 1141.9
############################################################
# S U M M A R Y #
############################################################
TEST_NAME : FEB-Microcable
TEST_DATE : 24_06_13-15_27_15
OPERATOR : Henrik;
SITE : KIT
SETUP : KIT_TEST_SETUP_1
Set-ID :
---------------------------------------
MODULE_NAME : L5UL101016 M5UL1B0010160A2 42 A
FEB_SN : 4031
FEB_TYPE : 8.2
FEB_UPLINKS : 2
FEB_A : 0
FEB_B : 1
---------------------------------------
---------------------------------------
VI_before_Init : ['0.000', '0.0000', '0.000', '0.0000', '2.450', '0.7588', '1.850', '1.5380']
VI_after__Init : ['0.000', '0.0000', '0.000', '0.0000', '2.450', '0.9982', '1.850', '0.1646']
VI_at__the_End : ['0.000', '0.0000', '0.000', '0.0000', '2.450', '0.9981', '1.850', '0.1646']