Go Back
FEB_4077 20.09.24 08:44:12
TextEdit.txt
08:44:12:ST3_Shared:INFO: oooooooooooooooooooooooooooooooooooooooooooooooooooooooooooo
08:44:12:ST3_Shared:INFO: FEB-Microcable
08:44:12:ST3_Shared:INFO: oooooooooooooooooooooooooooooooooooooooooooooooooooooooooooo
08:44:12:febtest:INFO: Testing FEB with SN 4077
08:44:14:smx_tester:INFO: Scanning setup
08:44:14:elinks:INFO: Disabling clock on downlink 0
08:44:14:elinks:INFO: Disabling clock on downlink 1
08:44:14:elinks:INFO: Disabling clock on downlink 2
08:44:14:elinks:INFO: Disabling clock on downlink 3
08:44:14:elinks:INFO: Disabling clock on downlink 4
08:44:14:setup_element:INFO: Checking SOS, encoding_mode: SOS
08:44:14:master:INFO: Setting encoding mode SOS for groups [0], downlinks [0]
08:44:14:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
08:44:14:elinks:INFO: Disabling clock on downlink 0
08:44:14:elinks:INFO: Disabling clock on downlink 1
08:44:14:elinks:INFO: Disabling clock on downlink 2
08:44:14:elinks:INFO: Disabling clock on downlink 3
08:44:14:elinks:INFO: Disabling clock on downlink 4
08:44:14:setup_element:INFO: Checking SOS, encoding_mode: SOS
08:44:14:master:INFO: Setting encoding mode SOS for groups [0], downlinks [1]
08:44:14:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
08:44:14:elinks:INFO: Disabling clock on downlink 0
08:44:14:elinks:INFO: Disabling clock on downlink 1
08:44:14:elinks:INFO: Disabling clock on downlink 2
08:44:14:elinks:INFO: Disabling clock on downlink 3
08:44:14:elinks:INFO: Disabling clock on downlink 4
08:44:14:setup_element:INFO: Checking SOS, encoding_mode: SOS
08:44:14:master:INFO: Setting encoding mode SOS for groups [0], downlinks [2]
08:44:14:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 16
08:44:14:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 17
08:44:14:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 18
08:44:14:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 19
08:44:14:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 20
08:44:14:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 21
08:44:14:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 22
08:44:14:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 23
08:44:14:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 24
08:44:14:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 25
08:44:14:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 26
08:44:14:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 27
08:44:14:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 28
08:44:14:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 29
08:44:14:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 30
08:44:14:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 31
08:44:14:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
08:44:14:elinks:INFO: Disabling clock on downlink 0
08:44:14:elinks:INFO: Disabling clock on downlink 1
08:44:14:elinks:INFO: Disabling clock on downlink 2
08:44:14:elinks:INFO: Disabling clock on downlink 3
08:44:14:elinks:INFO: Disabling clock on downlink 4
08:44:14:setup_element:INFO: Checking SOS, encoding_mode: SOS
08:44:14:master:INFO: Setting encoding mode SOS for groups [0], downlinks [3]
08:44:14:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
08:44:14:elinks:INFO: Disabling clock on downlink 0
08:44:14:elinks:INFO: Disabling clock on downlink 1
08:44:14:elinks:INFO: Disabling clock on downlink 2
08:44:14:elinks:INFO: Disabling clock on downlink 3
08:44:14:elinks:INFO: Disabling clock on downlink 4
08:44:14:setup_element:INFO: Checking SOS, encoding_mode: SOS
08:44:14:master:INFO: Setting encoding mode SOS for groups [0], downlinks [4]
08:44:14:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
08:44:14:setup_element:INFO: Scanning clock phase
08:44:14:master:INFO: Setting encoding mode SOS for groups [0], downlinks [2]
08:44:14:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [2]
08:44:14:setup_element:INFO: Clock phase scan results for group 0, downlink 2
08:44:14:setup_element:INFO: Eye window for uplink 16: __________________________________________________________________XXXXXX________
Clock Delay: 28
08:44:14:setup_element:INFO: Eye window for uplink 17: __________________________________________________________________XXXXXX________
Clock Delay: 28
08:44:14:setup_element:INFO: Eye window for uplink 18: ________________________________________________________________________________
Clock Delay: 40
08:44:15:setup_element:INFO: Eye window for uplink 19: ________________________________________________________________________________
Clock Delay: 40
08:44:15:setup_element:INFO: Eye window for uplink 20: __________________________________________________________________XXXXXX________
Clock Delay: 28
08:44:15:setup_element:INFO: Eye window for uplink 21: __________________________________________________________________XXXXXX________
Clock Delay: 28
08:44:15:setup_element:INFO: Eye window for uplink 22: ___________________________________________________________________XXXXXX_______
Clock Delay: 29
08:44:15:setup_element:INFO: Eye window for uplink 23: ___________________________________________________________________XXXXXX_______
Clock Delay: 29
08:44:15:setup_element:INFO: Eye window for uplink 24: ___________________________________________________________________XXXXXXX______
Clock Delay: 30
08:44:15:setup_element:INFO: Eye window for uplink 25: ___________________________________________________________________XXXXXXX______
Clock Delay: 30
08:44:15:setup_element:INFO: Eye window for uplink 26: __________________________________________________________________XXXXXX________
Clock Delay: 28
08:44:15:setup_element:INFO: Eye window for uplink 27: __________________________________________________________________XXXXXX________
Clock Delay: 28
08:44:15:setup_element:INFO: Eye window for uplink 28: ___________________________________________________________________XXXXXXX______
Clock Delay: 30
08:44:15:setup_element:INFO: Eye window for uplink 29: ___________________________________________________________________XXXXXXX______
Clock Delay: 30
08:44:15:setup_element:INFO: Eye window for uplink 30: __________________________________________________________________XXXXXXX_______
Clock Delay: 29
08:44:15:setup_element:INFO: Eye window for uplink 31: __________________________________________________________________XXXXXXX_______
Clock Delay: 29
08:44:15:setup_element:INFO: Setting the clock phase to 29 for group 0, downlink 2
08:44:15:setup_element:INFO: Scanning data phases
08:44:15:master:INFO: Setting encoding mode SOS for groups [0], downlinks [2]
08:44:15:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [2]
08:44:20:setup_element:INFO: Data phase scan results for group 0, downlink 2
08:44:20:setup_element:INFO: Eye window for uplink 16: XXXXXXX________________________________X
Data delay found: 22
08:44:20:setup_element:INFO: Eye window for uplink 17: XXXX_______________________________XXXXX
Data delay found: 19
08:44:20:setup_element:INFO: Eye window for uplink 18: XXX________________________________XXXXX
Data delay found: 18
08:44:20:setup_element:INFO: Eye window for uplink 19: ________________________________XXXXXXXX
Data delay found: 15
08:44:20:setup_element:INFO: Eye window for uplink 20: XX__________________________________XXXX
Data delay found: 18
08:44:20:setup_element:INFO: Eye window for uplink 21: __________________________________XXXXX_
Data delay found: 16
08:44:20:setup_element:INFO: Eye window for uplink 22: XXXX_________________________________XXX
Data delay found: 20
08:44:20:setup_element:INFO: Eye window for uplink 23: XXXXXX___________________________XXXXXXX
Data delay found: 19
08:44:20:setup_element:INFO: Eye window for uplink 24: ________XXXXXXX_________________________
Data delay found: 31
08:44:20:setup_element:INFO: Eye window for uplink 25: ___________XXXXXXXX_____________________
Data delay found: 34
08:44:20:setup_element:INFO: Eye window for uplink 26: ______XXXXXXX___________________________
Data delay found: 29
08:44:20:setup_element:INFO: Eye window for uplink 27: __________XXXXXXXX______________________
Data delay found: 33
08:44:20:setup_element:INFO: Eye window for uplink 28: _______________XXXXXXXX_________________
Data delay found: 38
08:44:20:setup_element:INFO: Eye window for uplink 29: __________________XXXXXXXX______________
Data delay found: 1
08:44:20:setup_element:INFO: Eye window for uplink 30: ________________XXXXXXX_________________
Data delay found: 39
08:44:20:setup_element:INFO: Eye window for uplink 31: _________________XXXXXXXX_______________
Data delay found: 0
08:44:20:setup_element:INFO: Setting the data phase to 22 for uplink 16
08:44:20:setup_element:INFO: Setting the data phase to 19 for uplink 17
08:44:20:setup_element:INFO: Setting the data phase to 18 for uplink 18
08:44:20:setup_element:INFO: Setting the data phase to 15 for uplink 19
08:44:20:setup_element:INFO: Setting the data phase to 18 for uplink 20
08:44:20:setup_element:INFO: Setting the data phase to 16 for uplink 21
08:44:20:setup_element:INFO: Setting the data phase to 20 for uplink 22
08:44:20:setup_element:INFO: Setting the data phase to 19 for uplink 23
08:44:20:setup_element:INFO: Setting the data phase to 31 for uplink 24
08:44:20:setup_element:INFO: Setting the data phase to 34 for uplink 25
08:44:20:setup_element:INFO: Setting the data phase to 29 for uplink 26
08:44:20:setup_element:INFO: Setting the data phase to 33 for uplink 27
08:44:20:setup_element:INFO: Setting the data phase to 38 for uplink 28
08:44:20:setup_element:INFO: Setting the data phase to 1 for uplink 29
08:44:20:setup_element:INFO: Setting the data phase to 39 for uplink 30
08:44:20:setup_element:INFO: Setting the data phase to 0 for uplink 31
08:44:20:setup_element:INFO: Beginning SMX ASICs map scan
08:44:20:master:INFO: Setting encoding mode SOS for groups [0], downlinks [2]
08:44:20:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [2]
08:44:20:master:INFO: Setting encoding mode EOS for groups [0], downlinks [2]
08:44:20:master:INFO: Setting encoding mode FRAME for groups [0], downlinks [2]
08:44:20:uplink:INFO: Setting uplinks mask [16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]
08:44:20:setup_element:INFO: Adding ASIC 0x0, ASIC uplink 0, uplink 23
08:44:20:setup_element:INFO: Adding ASIC 0x0, ASIC uplink 1, uplink 22
08:44:20:setup_element:INFO: Adding ASIC 0x1, ASIC uplink 0, uplink 30
08:44:20:setup_element:INFO: Adding ASIC 0x1, ASIC uplink 1, uplink 31
08:44:20:setup_element:INFO: Adding ASIC 0x2, ASIC uplink 0, uplink 21
08:44:20:setup_element:INFO: Adding ASIC 0x2, ASIC uplink 1, uplink 20
08:44:20:setup_element:INFO: Adding ASIC 0x3, ASIC uplink 0, uplink 28
08:44:20:setup_element:INFO: Adding ASIC 0x3, ASIC uplink 1, uplink 29
08:44:21:setup_element:INFO: Adding ASIC 0x4, ASIC uplink 0, uplink 19
08:44:21:setup_element:INFO: Adding ASIC 0x4, ASIC uplink 1, uplink 18
08:44:21:setup_element:INFO: Adding ASIC 0x5, ASIC uplink 0, uplink 26
08:44:21:setup_element:INFO: Adding ASIC 0x5, ASIC uplink 1, uplink 27
08:44:21:setup_element:INFO: Adding ASIC 0x6, ASIC uplink 0, uplink 17
08:44:21:setup_element:INFO: Adding ASIC 0x6, ASIC uplink 1, uplink 16
08:44:21:setup_element:INFO: Adding ASIC 0x7, ASIC uplink 0, uplink 24
08:44:21:setup_element:INFO: Adding ASIC 0x7, ASIC uplink 1, uplink 25
08:44:22:setup_element:INFO: Performing Elink synchronization
08:44:22:master:INFO: Setting encoding mode SOS for groups [0], downlinks [2]
08:44:22:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [2]
08:44:22:master:INFO: Setting encoding mode EOS for groups [0], downlinks [2]
08:44:22:master:INFO: Setting encoding mode FRAME for groups [0], downlinks [2]
08:44:22:setup_element:INFO: Writing SMX Elink masks for group 0, downlink 2
08:44:22:uplink:INFO: Enabling uplinks [16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]
|_________________________________________________________________________|
_addr_|_upli_|_dwnli_|_grp_|_uplinks_|_#uplinks_|_uplinks_map_
0 | [0] | 2 | 0 | [23] | 2 | [(0, 23), (1, 22)]
1 | [0] | 2 | 0 | [30] | 2 | [(0, 30), (1, 31)]
2 | [0] | 2 | 0 | [21] | 2 | [(0, 21), (1, 20)]
3 | [0] | 2 | 0 | [28] | 2 | [(0, 28), (1, 29)]
4 | [0] | 2 | 0 | [19] | 2 | [(0, 19), (1, 18)]
5 | [0] | 2 | 0 | [26] | 2 | [(0, 26), (1, 27)]
6 | [0] | 2 | 0 | [17] | 2 | [(0, 17), (1, 16)]
7 | [0] | 2 | 0 | [24] | 2 | [(0, 24), (1, 25)]
|_________________________________________________________________________|
08:44:23:febtest:INFO: Init all SMX (CSA): 30
08:44:36:febtest:INFO: _Addr_|___________ASIC-ID_____________|_T_[C]_|_Vddm_[mV]_
08:44:37:febtest:INFO: 23-00 | XA-000-08-003-000-006-051-08 | 37.7 | 1153.7
08:44:37:febtest:INFO: 30-01 | XA-000-08-003-000-006-051-08 | 34.6 | 1171.5
08:44:37:febtest:INFO: 21-02 | XA-000-08-003-000-006-051-08 | 25.1 | 1195.1
08:44:37:febtest:INFO: 28-03 | XA-000-08-003-000-006-051-08 | 31.4 | 1171.5
08:44:38:febtest:INFO: 19-04 | XA-000-08-003-000-006-051-08 | 34.6 | 1153.7
08:44:38:febtest:INFO: 26-05 | XA-000-08-003-000-006-051-08 | 34.6 | 1159.7
08:44:38:febtest:INFO: 17-06 | XA-000-08-003-000-006-051-08 | 31.4 | 1183.3
08:44:38:febtest:INFO: 24-07 | XA-000-08-003-000-006-051-08 | 3.0 | 1578.5
08:44:39:febtest:INFO: Set all CSA to ZERO
FEB type: B FEB_A: 0 FEB_B: 1
08:44:41:ST3_smx:INFO: chip: 23-0 37.726682 C 1165.571835 mV
08:44:41:ST3_discr_histo:WARNING: Not enough entries for fit!!!
08:44:41:ST3_discr_histo:WARNING: Not enough entries for fit!!!
08:44:41:ST3_smx:INFO: Electrons
08:44:41:ST3_smx:INFO: # loops 0
08:44:43:ST3_smx:INFO: # loops 1
08:44:45:ST3_smx:INFO: # loops 2
08:44:47:ST3_smx:INFO: Total # of broken channels: 0
08:44:47:ST3_smx:INFO: List of broken channels: []
08:44:47:ST3_smx:INFO: Total # of broken channels: 0
08:44:47:ST3_smx:INFO: List of broken channels: []
08:44:48:ST3_smx:INFO: chip: 30-1 34.556970 C 1189.190035 mV
08:44:48:ST3_discr_histo:WARNING: Not enough entries for fit!!!
08:44:48:ST3_discr_histo:WARNING: Not enough entries for fit!!!
08:44:48:ST3_smx:INFO: Electrons
08:44:48:ST3_smx:INFO: # loops 0
08:44:50:ST3_smx:INFO: # loops 1
08:44:52:ST3_smx:INFO: # loops 2
08:44:53:ST3_smx:INFO: Total # of broken channels: 0
08:44:53:ST3_smx:INFO: List of broken channels: []
08:44:53:ST3_smx:INFO: Total # of broken channels: 0
08:44:53:ST3_smx:INFO: List of broken channels: []
08:44:55:ST3_smx:INFO: chip: 21-2 28.225000 C 1206.851500 mV
08:44:55:ST3_discr_histo:WARNING: Not enough entries for fit!!!
08:44:55:ST3_discr_histo:WARNING: Not enough entries for fit!!!
08:44:55:ST3_smx:INFO: Electrons
08:44:55:ST3_smx:INFO: # loops 0
08:44:56:ST3_smx:INFO: # loops 1
08:44:58:ST3_smx:INFO: # loops 2
08:44:59:ST3_smx:INFO: Total # of broken channels: 0
08:44:59:ST3_smx:INFO: List of broken channels: []
08:44:59:ST3_smx:INFO: Total # of broken channels: 0
08:44:59:ST3_smx:INFO: List of broken channels: []
08:45:01:ST3_smx:INFO: chip: 28-3 34.556970 C 1189.190035 mV
08:45:01:ST3_discr_histo:WARNING: Not enough entries for fit!!!
08:45:01:ST3_discr_histo:WARNING: Not enough entries for fit!!!
08:45:01:ST3_smx:INFO: Electrons
08:45:01:ST3_smx:INFO: # loops 0
08:45:03:ST3_smx:INFO: # loops 1
08:45:04:ST3_smx:INFO: # loops 2
08:45:06:ST3_smx:INFO: Total # of broken channels: 0
08:45:06:ST3_smx:INFO: List of broken channels: []
08:45:06:ST3_smx:INFO: Total # of broken channels: 0
08:45:06:ST3_smx:INFO: List of broken channels: []
08:45:07:ST3_smx:INFO: chip: 19-4 37.726682 C 1165.571835 mV
08:45:07:ST3_discr_histo:WARNING: Not enough entries for fit!!!
08:45:07:ST3_discr_histo:WARNING: Not enough entries for fit!!!
08:45:07:ST3_smx:INFO: Electrons
08:45:07:ST3_smx:INFO: # loops 0
08:45:09:ST3_smx:INFO: # loops 1
08:45:10:ST3_smx:INFO: # loops 2
08:45:12:ST3_smx:INFO: Total # of broken channels: 0
08:45:12:ST3_smx:INFO: List of broken channels: []
08:45:12:ST3_smx:INFO: Total # of broken channels: 0
08:45:12:ST3_smx:INFO: List of broken channels: []
08:45:14:ST3_smx:INFO: chip: 26-5 37.726682 C 1171.483840 mV
08:45:14:ST3_discr_histo:WARNING: Not enough entries for fit!!!
08:45:14:ST3_discr_histo:WARNING: Not enough entries for fit!!!
08:45:14:ST3_smx:INFO: Electrons
08:45:14:ST3_smx:INFO: # loops 0
08:45:15:ST3_smx:INFO: # loops 1
08:45:17:ST3_smx:INFO: # loops 2
08:45:18:ST3_smx:INFO: Total # of broken channels: 0
08:45:18:ST3_smx:INFO: List of broken channels: []
08:45:18:ST3_smx:INFO: Total # of broken channels: 0
08:45:18:ST3_smx:INFO: List of broken channels: []
08:45:20:ST3_smx:INFO: chip: 17-6 34.556970 C 1189.190035 mV
08:45:20:ST3_discr_histo:WARNING: Not enough entries for fit!!!
08:45:20:ST3_discr_histo:WARNING: Not enough entries for fit!!!
08:45:20:ST3_smx:INFO: Electrons
08:45:20:ST3_smx:INFO: # loops 0
08:45:21:ST3_smx:INFO: # loops 1
08:45:23:ST3_smx:INFO: # loops 2
08:45:24:ST3_smx:INFO: Total # of broken channels: 0
08:45:24:ST3_smx:INFO: List of broken channels: []
08:45:24:ST3_smx:INFO: Total # of broken channels: 0
08:45:24:ST3_smx:INFO: List of broken channels: []
08:45:26:ST3_smx:INFO: chip: 24-7 -0.145857 C 1578.532875 mV
08:45:26:ST3_discr_histo:WARNING: Not enough entries for fit!!!
08:45:26:ST3_discr_histo:WARNING: Not enough entries for fit!!!
08:45:26:ST3_smx:INFO: Electrons
08:45:26:ST3_smx:INFO: # loops 0
08:45:27:ST3_smx:INFO: # loops 1
08:45:29:ST3_smx:INFO: # loops 2
08:45:30:ST3_smx:INFO: Total # of broken channels: 0
08:45:30:ST3_smx:INFO: List of broken channels: []
08:45:31:ST3_smx:INFO: Total # of broken channels: 0
08:45:31:ST3_smx:INFO: List of broken channels: []
08:45:31:febtest:INFO: _Addr_|___________ASIC-ID_____________|_T_[C]_|_Vddm_[mV]_
08:45:31:febtest:INFO: 23-00 | XA-000-08-003-000-006-051-08 | 40.9 | 1189.2
08:45:31:febtest:INFO: 30-01 | XA-000-08-003-000-006-051-08 | 37.7 | 1212.7
08:45:31:febtest:INFO: 21-02 | XA-000-08-003-000-006-051-08 | 28.2 | 1230.3
08:45:32:febtest:INFO: 28-03 | XA-000-08-003-000-006-051-08 | 34.6 | 1212.7
08:45:32:febtest:INFO: 19-04 | XA-000-08-003-000-006-051-08 | 37.7 | 1189.2
08:45:32:febtest:INFO: 26-05 | XA-000-08-003-000-006-051-08 | 37.7 | 1195.1
08:45:32:febtest:INFO: 17-06 | XA-000-08-003-000-006-051-08 | 34.6 | 1212.7
08:45:32:febtest:INFO: 24-07 | XA-000-08-003-000-006-051-08 | -18.9 | 1578.5
############################################################
# S U M M A R Y #
############################################################
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
############################################################
# S U M M A R Y #
############################################################
TEST_NAME : FEB-Microcable
TEST_DATE : 24_09_20-08_44_12
OPERATOR : Alois Alzheimer
SITE : KIT | SETUP : KIT_TEST_SETUP_1
------------------------------------------------------------
| FEB_SN : 4077| FEB_TYPE : 8.2| FEB_UPLINKS : 2| FEB_B
------------------------------------------------------------
------------------------------------------------------------
VI_before_Init : ['0.000', '0.0000', '0.000', '0.0000', '2.452', '1.4890', '1.850', '2.6150']
VI_after__Init : ['0.000', '0.0000', '0.000', '0.0000', '2.450', '2.0750', '1.850', '2.6650']
VI_at__the_End : ['0.000', '0.0000', '0.000', '0.0000', '2.450', '2.0450', '1.850', '0.5356']