14:51:09:ST3_Shared:INFO:	oooooooooooooooooooooooooooooooooooooooooooooooooooooooooooo
14:51:09:ST3_Shared:INFO:	                       FEB-Microcable                       
14:51:09:ST3_Shared:INFO:	oooooooooooooooooooooooooooooooooooooooooooooooooooooooooooo
14:51:09:febtest:INFO:	Testing FEB with SN 4118
14:51:11:smx_tester:INFO:	Scanning setup
14:51:11:elinks:INFO:	Disabling clock on downlink 0
14:51:11:elinks:INFO:	Disabling clock on downlink 1
14:51:11:elinks:INFO:	Disabling clock on downlink 2
14:51:11:elinks:INFO:	Disabling clock on downlink 3
14:51:11:elinks:INFO:	Disabling clock on downlink 4
14:51:11:setup_element:INFO:	Checking SOS, encoding_mode: SOS
14:51:11:master:INFO:	Setting encoding mode SOS for groups [0], downlinks [0]
14:51:11:setup_element:INFO:	Reassigning uplinks to uplinks which passed SOS detection
14:51:11:elinks:INFO:	Disabling clock on downlink 0
14:51:11:elinks:INFO:	Disabling clock on downlink 1
14:51:11:elinks:INFO:	Disabling clock on downlink 2
14:51:11:elinks:INFO:	Disabling clock on downlink 3
14:51:11:elinks:INFO:	Disabling clock on downlink 4
14:51:11:setup_element:INFO:	Checking SOS, encoding_mode: SOS
14:51:11:master:INFO:	Setting encoding mode SOS for groups [0], downlinks [1]
14:51:11:setup_element:INFO:	Reassigning uplinks to uplinks which passed SOS detection
14:51:11:elinks:INFO:	Disabling clock on downlink 0
14:51:11:elinks:INFO:	Disabling clock on downlink 1
14:51:11:elinks:INFO:	Disabling clock on downlink 2
14:51:11:elinks:INFO:	Disabling clock on downlink 3
14:51:11:elinks:INFO:	Disabling clock on downlink 4
14:51:11:setup_element:INFO:	Checking SOS, encoding_mode: SOS
14:51:11:master:INFO:	Setting encoding mode SOS for groups [0], downlinks [2]
14:51:11:setup_element:INFO:	SOS detected for group 0, downlink 2, uplink 24
14:51:11:setup_element:INFO:	SOS detected for group 0, downlink 2, uplink 25
14:51:11:setup_element:INFO:	SOS detected for group 0, downlink 2, uplink 26
14:51:11:setup_element:INFO:	SOS detected for group 0, downlink 2, uplink 27
14:51:11:setup_element:INFO:	SOS detected for group 0, downlink 2, uplink 28
14:51:11:setup_element:INFO:	SOS detected for group 0, downlink 2, uplink 29
14:51:11:setup_element:INFO:	SOS detected for group 0, downlink 2, uplink 30
14:51:11:setup_element:INFO:	SOS detected for group 0, downlink 2, uplink 31
14:51:11:setup_element:INFO:	Reassigning uplinks to uplinks which passed SOS detection
14:51:11:elinks:INFO:	Disabling clock on downlink 0
14:51:11:elinks:INFO:	Disabling clock on downlink 1
14:51:11:elinks:INFO:	Disabling clock on downlink 2
14:51:11:elinks:INFO:	Disabling clock on downlink 3
14:51:11:elinks:INFO:	Disabling clock on downlink 4
14:51:11:setup_element:INFO:	Checking SOS, encoding_mode: SOS
14:51:11:master:INFO:	Setting encoding mode SOS for groups [0], downlinks [3]
14:51:12:setup_element:INFO:	Reassigning uplinks to uplinks which passed SOS detection
14:51:12:elinks:INFO:	Disabling clock on downlink 0
14:51:12:elinks:INFO:	Disabling clock on downlink 1
14:51:12:elinks:INFO:	Disabling clock on downlink 2
14:51:12:elinks:INFO:	Disabling clock on downlink 3
14:51:12:elinks:INFO:	Disabling clock on downlink 4
14:51:12:setup_element:INFO:	Checking SOS, encoding_mode: SOS
14:51:12:master:INFO:	Setting encoding mode SOS for groups [0], downlinks [4]
14:51:12:setup_element:INFO:	Reassigning uplinks to uplinks which passed SOS detection
14:51:12:setup_element:INFO:	Scanning clock phase
14:51:12:master:INFO:	Setting encoding mode SOS for groups [0], downlinks [2]
14:51:12:master:INFO:	Setting encoding mode K.28.1 for groups [0], downlinks [2]
14:51:12:setup_element:INFO:	Clock phase scan results for group 0, downlink 2
14:51:12:setup_element:INFO:	Eye window for uplink 24: ______________________________________________________________________XXXXXX____
Clock Delay: 32
14:51:12:setup_element:INFO:	Eye window for uplink 25: ______________________________________________________________________XXXXXX____
Clock Delay: 32
14:51:12:setup_element:INFO:	Eye window for uplink 26: ______________________________________________________________________XXXXXX____
Clock Delay: 32
14:51:12:setup_element:INFO:	Eye window for uplink 27: ______________________________________________________________________XXXXXX____
Clock Delay: 32
14:51:12:setup_element:INFO:	Eye window for uplink 28: ______________________________________________________________________XXXXX_____
Clock Delay: 32
14:51:12:setup_element:INFO:	Eye window for uplink 29: ______________________________________________________________________XXXXX_____
Clock Delay: 32
14:51:12:setup_element:INFO:	Eye window for uplink 30: _______________________________________________________________________XXXX_____
Clock Delay: 32
14:51:12:setup_element:INFO:	Eye window for uplink 31: _______________________________________________________________________XXXX_____
Clock Delay: 32
14:51:12:setup_element:INFO:	Setting the clock phase to 32 for group 0, downlink 2
14:51:12:setup_element:INFO:	Scanning data phases
14:51:12:master:INFO:	Setting encoding mode SOS for groups [0], downlinks [2]
14:51:12:master:INFO:	Setting encoding mode K.28.1 for groups [0], downlinks [2]
14:51:17:setup_element:INFO:	Data phase scan results for group 0, downlink 2
14:51:17:setup_element:INFO:	Eye window for uplink 24: _______XXXXX____________________________
Data delay found: 29
14:51:17:setup_element:INFO:	Eye window for uplink 25: __________XXXXX_________________________
Data delay found: 32
14:51:17:setup_element:INFO:	Eye window for uplink 26: ______XXXXXXX___________________________
Data delay found: 29
14:51:17:setup_element:INFO:	Eye window for uplink 27: __________XXXXXXXX______________________
Data delay found: 33
14:51:17:setup_element:INFO:	Eye window for uplink 28: _____________XXXXX______________________
Data delay found: 35
14:51:17:setup_element:INFO:	Eye window for uplink 29: _______________XXXXX____________________
Data delay found: 37
14:51:17:setup_element:INFO:	Eye window for uplink 30: ______________XXXXXX____________________
Data delay found: 36
14:51:17:setup_element:INFO:	Eye window for uplink 31: _______________XXXX_____________________
Data delay found: 36
14:51:17:setup_element:INFO:	Setting the data phase to 29 for uplink 24
14:51:17:setup_element:INFO:	Setting the data phase to 32 for uplink 25
14:51:17:setup_element:INFO:	Setting the data phase to 29 for uplink 26
14:51:17:setup_element:INFO:	Setting the data phase to 33 for uplink 27
14:51:17:setup_element:INFO:	Setting the data phase to 35 for uplink 28
14:51:17:setup_element:INFO:	Setting the data phase to 37 for uplink 29
14:51:17:setup_element:INFO:	Setting the data phase to 36 for uplink 30
14:51:17:setup_element:INFO:	Setting the data phase to 36 for uplink 31
14:51:17:setup_element:INFO:	Beginning SMX ASICs map scan
14:51:17:master:INFO:	Setting encoding mode SOS for groups [0], downlinks [2]
14:51:17:master:INFO:	Setting encoding mode K.28.1 for groups [0], downlinks [2]
14:51:17:master:INFO:	Setting encoding mode EOS for groups [0], downlinks [2]
14:51:17:master:INFO:	Setting encoding mode FRAME for groups [0], downlinks [2]
14:51:17:uplink:INFO:	Setting uplinks mask [24, 25, 26, 27, 28, 29, 30, 31]
14:51:17:setup_element:INFO:	Adding ASIC 0x1, ASIC uplink 0, uplink 30
14:51:17:setup_element:INFO:	Adding ASIC 0x1, ASIC uplink 1, uplink 31
14:51:18:setup_element:INFO:	Adding ASIC 0x3, ASIC uplink 0, uplink 28
14:51:18:setup_element:INFO:	Adding ASIC 0x3, ASIC uplink 1, uplink 29
14:51:18:setup_element:INFO:	Adding ASIC 0x5, ASIC uplink 0, uplink 26
14:51:18:setup_element:INFO:	Adding ASIC 0x5, ASIC uplink 1, uplink 27
14:51:18:setup_element:INFO:	Adding ASIC 0x7, ASIC uplink 0, uplink 24
14:51:18:setup_element:INFO:	Adding ASIC 0x7, ASIC uplink 1, uplink 25
14:51:20:setup_element:INFO:	Performing Elink synchronization
14:51:20:master:INFO:	Setting encoding mode SOS for groups [0], downlinks [2]
14:51:20:master:INFO:	Setting encoding mode K.28.1 for groups [0], downlinks [2]
14:51:20:master:INFO:	Setting encoding mode EOS for groups [0], downlinks [2]
14:51:20:master:INFO:	Setting encoding mode FRAME for groups [0], downlinks [2]
14:51:20:setup_element:INFO:	Writing SMX Elink masks for group 0, downlink 2
14:51:20:uplink:INFO:	Enabling uplinks [24, 25, 26, 27, 28, 29, 30, 31]
|_________________________________________________________________________|
_addr_|_upli_|_dwnli_|_grp_|_uplinks_|_#uplinks_|_uplinks_map_
 1   | [0]  |   2   |  0  |  [30]   |    2    | [(0, 30), (1, 31)]
 3   | [0]  |   2   |  0  |  [28]   |    2    | [(0, 28), (1, 29)]
 5   | [0]  |   2   |  0  |  [26]   |    2    | [(0, 26), (1, 27)]
 7   | [0]  |   2   |  0  |  [24]   |    2    | [(0, 24), (1, 25)]
|_________________________________________________________________________|
14:51:20:febtest:INFO:	Init all SMX (CSA): 30
14:51:27:febtest:INFO:	_Addr_|___________ASIC-ID_____________|_T_[C]_|_Vddm_[mV]_
14:51:27:febtest:INFO:	30-01 | XA-000-09-004-002-012-011-07 |  31.4 | 1177.4
14:51:28:febtest:INFO:	28-03 | XA-000-09-004-002-012-010-07 |  37.7 | 1159.7
14:51:28:febtest:INFO:	26-05 | XA-000-09-004-002-009-010-12 |  34.6 | 1171.5
14:51:28:febtest:INFO:	24-07 | XA-000-09-004-002-006-010-08 |  34.6 | 1183.3
14:51:29:febtest:INFO:	Set all CSA to ZERO
FEB type: B FEB_A: 0 FEB_B: 1
14:51:31:ST3_smx:INFO:	chip: 30-1 	 34.556970 C 	 1189.190035 mV
14:51:31:ST3_discr_histo:WARNING:	Not enough entries for fit!!!
14:51:31:ST3_discr_histo:WARNING:	Not enough entries for fit!!!
14:51:31:ST3_smx:INFO:		Electrons
14:51:31:ST3_smx:INFO:	# loops 0
14:51:33:ST3_smx:INFO:	# loops 1
14:51:34:ST3_smx:INFO:	# loops 2
14:51:36:ST3_smx:INFO:	Total # of broken channels: 0
14:51:36:ST3_smx:INFO:	List of broken channels: []
14:51:36:ST3_smx:INFO:	Total # of broken channels: 0
14:51:36:ST3_smx:INFO:	List of broken channels: []
14:51:37:ST3_smx:INFO:	chip: 28-3 	 37.726682 C 	 1171.483840 mV
14:51:37:ST3_discr_histo:WARNING:	Not enough entries for fit!!!
14:51:37:ST3_discr_histo:WARNING:	Not enough entries for fit!!!
14:51:37:ST3_smx:INFO:		Electrons
14:51:37:ST3_smx:INFO:	# loops 0
14:51:39:ST3_smx:INFO:	# loops 1
14:51:40:ST3_smx:INFO:	# loops 2
14:51:42:ST3_smx:INFO:	Total # of broken channels: 0
14:51:42:ST3_smx:INFO:	List of broken channels: []
14:51:42:ST3_smx:INFO:	Total # of broken channels: 0
14:51:42:ST3_smx:INFO:	List of broken channels: []
14:51:43:ST3_smx:INFO:	chip: 26-5 	 34.556970 C 	 1183.292940 mV
14:51:43:ST3_discr_histo:WARNING:	Not enough entries for fit!!!
14:51:43:ST3_discr_histo:WARNING:	Not enough entries for fit!!!
14:51:43:ST3_smx:INFO:		Electrons
14:51:43:ST3_smx:INFO:	# loops 0
14:51:45:ST3_smx:INFO:	# loops 1
14:51:47:ST3_smx:INFO:	# loops 2
14:51:48:ST3_smx:INFO:	Total # of broken channels: 0
14:51:48:ST3_smx:INFO:	List of broken channels: []
14:51:48:ST3_smx:INFO:	Total # of broken channels: 0
14:51:48:ST3_smx:INFO:	List of broken channels: []
14:51:50:ST3_smx:INFO:	chip: 24-7 	 34.556970 C 	 1189.190035 mV
14:51:50:ST3_discr_histo:WARNING:	Not enough entries for fit!!!
14:51:50:ST3_discr_histo:WARNING:	Not enough entries for fit!!!
14:51:50:ST3_smx:INFO:		Electrons
14:51:50:ST3_smx:INFO:	# loops 0
14:51:51:ST3_smx:INFO:	# loops 1
14:51:53:ST3_smx:INFO:	# loops 2
14:51:55:ST3_smx:INFO:	Total # of broken channels: 0
14:51:55:ST3_smx:INFO:	List of broken channels: []
14:51:55:ST3_smx:INFO:	Total # of broken channels: 0
14:51:55:ST3_smx:INFO:	List of broken channels: []
14:51:55:febtest:INFO:	_Addr_|___________ASIC-ID_____________|_T_[C]_|_Vddm_[mV]_
14:51:55:febtest:INFO:	30-01 | XA-000-09-004-002-012-011-07 |  34.6 | 1212.7
14:51:55:febtest:INFO:	28-03 | XA-000-09-004-002-012-010-07 |  40.9 | 1195.1
14:51:55:febtest:INFO:	26-05 | XA-000-09-004-002-009-010-12 |  37.7 | 1201.0
14:51:56:febtest:INFO:	24-07 | XA-000-09-004-002-006-010-08 |  34.6 | 1212.7
############################################################
#                   S U M M A R Y                          #
############################################################
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================

{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================

{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================

{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================

############################################################
#                   S U M M A R Y                          #
############################################################
TEST_NAME : FEB-Microcable
TEST_DATE : 25_02_18-14_51_09
OPERATOR  : Henrik; 
SITE : KIT | SETUP : KIT_TEST_SETUP_1
------------------------------------------------------------
| FEB_SN : 4118| FEB_TYPE : 8.2| FEB_UPLINKS : 2| FEB_B
------------------------------------------------------------
------------------------------------------------------------
VI_before_Init : ['0.000', '0.0000', '0.000', '0.0000', '2.450', '0.7480', '1.849', '0.9356']
VI_after__Init : ['0.000', '0.0000', '0.000', '0.0000', '2.450', '1.0020', '1.850', '1.2820']
VI_at__the_End : ['0.000', '0.0000', '0.000', '0.0000', '2.450', '0.9837', '1.850', '0.2667']