Go Back
FEB_4134 08.04.25 07:23:14
TextEdit.txt
07:23:14:ST3_Shared:INFO: oooooooooooooooooooooooooooooooooooooooooooooooooooooooooooo
07:23:14:ST3_Shared:INFO: FEB-Microcable
07:23:14:ST3_Shared:INFO: oooooooooooooooooooooooooooooooooooooooooooooooooooooooooooo
07:23:14:febtest:INFO: Testing FEB with SN 4134
07:23:16:smx_tester:INFO: Scanning setup
07:23:16:elinks:INFO: Disabling clock on downlink 0
07:23:16:elinks:INFO: Disabling clock on downlink 1
07:23:16:elinks:INFO: Disabling clock on downlink 2
07:23:16:elinks:INFO: Disabling clock on downlink 3
07:23:16:elinks:INFO: Disabling clock on downlink 4
07:23:16:setup_element:INFO: Checking SOS, encoding_mode: SOS
07:23:16:master:INFO: Setting encoding mode SOS for groups [0], downlinks [0]
07:23:16:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
07:23:16:elinks:INFO: Disabling clock on downlink 0
07:23:16:elinks:INFO: Disabling clock on downlink 1
07:23:16:elinks:INFO: Disabling clock on downlink 2
07:23:16:elinks:INFO: Disabling clock on downlink 3
07:23:16:elinks:INFO: Disabling clock on downlink 4
07:23:16:setup_element:INFO: Checking SOS, encoding_mode: SOS
07:23:16:master:INFO: Setting encoding mode SOS for groups [0], downlinks [1]
07:23:16:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
07:23:16:elinks:INFO: Disabling clock on downlink 0
07:23:16:elinks:INFO: Disabling clock on downlink 1
07:23:16:elinks:INFO: Disabling clock on downlink 2
07:23:16:elinks:INFO: Disabling clock on downlink 3
07:23:16:elinks:INFO: Disabling clock on downlink 4
07:23:16:setup_element:INFO: Checking SOS, encoding_mode: SOS
07:23:16:master:INFO: Setting encoding mode SOS for groups [0], downlinks [2]
07:23:16:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 16
07:23:16:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 17
07:23:16:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 18
07:23:16:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 19
07:23:16:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 20
07:23:16:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 21
07:23:16:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 22
07:23:16:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 23
07:23:16:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 24
07:23:16:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 25
07:23:16:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 26
07:23:16:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 27
07:23:16:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 28
07:23:16:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 29
07:23:16:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 30
07:23:16:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 31
07:23:16:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
07:23:16:elinks:INFO: Disabling clock on downlink 0
07:23:16:elinks:INFO: Disabling clock on downlink 1
07:23:16:elinks:INFO: Disabling clock on downlink 2
07:23:16:elinks:INFO: Disabling clock on downlink 3
07:23:16:elinks:INFO: Disabling clock on downlink 4
07:23:16:setup_element:INFO: Checking SOS, encoding_mode: SOS
07:23:16:master:INFO: Setting encoding mode SOS for groups [0], downlinks [3]
07:23:16:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
07:23:16:elinks:INFO: Disabling clock on downlink 0
07:23:16:elinks:INFO: Disabling clock on downlink 1
07:23:16:elinks:INFO: Disabling clock on downlink 2
07:23:16:elinks:INFO: Disabling clock on downlink 3
07:23:16:elinks:INFO: Disabling clock on downlink 4
07:23:16:setup_element:INFO: Checking SOS, encoding_mode: SOS
07:23:16:master:INFO: Setting encoding mode SOS for groups [0], downlinks [4]
07:23:16:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
07:23:16:setup_element:INFO: Scanning clock phase
07:23:16:master:INFO: Setting encoding mode SOS for groups [0], downlinks [2]
07:23:16:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [2]
07:23:17:setup_element:INFO: Clock phase scan results for group 0, downlink 2
07:23:17:setup_element:INFO: Eye window for uplink 16: ___________________________________________________________________XXXXXX_______
Clock Delay: 29
07:23:17:setup_element:INFO: Eye window for uplink 17: ___________________________________________________________________XXXXXX_______
Clock Delay: 29
07:23:17:setup_element:INFO: Eye window for uplink 18: ____________________________________________________________________XXXX________
Clock Delay: 29
07:23:17:setup_element:INFO: Eye window for uplink 19: ____________________________________________________________________XXXX________
Clock Delay: 29
07:23:17:setup_element:INFO: Eye window for uplink 20: ___________________________________________________________________XXXXXXX______
Clock Delay: 30
07:23:17:setup_element:INFO: Eye window for uplink 21: ___________________________________________________________________XXXXXXX______
Clock Delay: 30
07:23:17:setup_element:INFO: Eye window for uplink 22: ____________________________________________________________________XXXXXX______
Clock Delay: 30
07:23:17:setup_element:INFO: Eye window for uplink 23: ____________________________________________________________________XXXXXX______
Clock Delay: 30
07:23:17:setup_element:INFO: Eye window for uplink 24: _________________________________________________________________XXXXXX_________
Clock Delay: 27
07:23:17:setup_element:INFO: Eye window for uplink 25: _________________________________________________________________XXXXXX_________
Clock Delay: 27
07:23:17:setup_element:INFO: Eye window for uplink 26: _____________________________________________________________________XXXXXX_____
Clock Delay: 31
07:23:17:setup_element:INFO: Eye window for uplink 27: _____________________________________________________________________XXXXXX_____
Clock Delay: 31
07:23:17:setup_element:INFO: Eye window for uplink 28: ___________________________________________________________________XXXXXXX______
Clock Delay: 30
07:23:17:setup_element:INFO: Eye window for uplink 29: ___________________________________________________________________XXXXXXX______
Clock Delay: 30
07:23:17:setup_element:INFO: Eye window for uplink 30: ____________________________________________________________________XXXXXXXX____
Clock Delay: 31
07:23:17:setup_element:INFO: Eye window for uplink 31: ____________________________________________________________________XXXXXXXX____
Clock Delay: 31
07:23:17:setup_element:INFO: Setting the clock phase to 30 for group 0, downlink 2
07:23:17:setup_element:INFO: Scanning data phases
07:23:17:master:INFO: Setting encoding mode SOS for groups [0], downlinks [2]
07:23:17:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [2]
07:23:22:setup_element:INFO: Data phase scan results for group 0, downlink 2
07:23:22:setup_element:INFO: Eye window for uplink 16: XXXXX________________________________XXX
Data delay found: 20
07:23:22:setup_element:INFO: Eye window for uplink 17: XX__________________________________XXXX
Data delay found: 18
07:23:22:setup_element:INFO: Eye window for uplink 18: XXX_X_________________________________XX
Data delay found: 21
07:23:22:setup_element:INFO: Eye window for uplink 19: XX__________________________________XXXX
Data delay found: 18
07:23:22:setup_element:INFO: Eye window for uplink 20: X__________________________________XXXXX
Data delay found: 17
07:23:22:setup_element:INFO: Eye window for uplink 21: X__________________________________XXXXX
Data delay found: 17
07:23:22:setup_element:INFO: Eye window for uplink 22: XX_________________________________XXXXX
Data delay found: 18
07:23:22:setup_element:INFO: Eye window for uplink 23: _______________________________XXXXXX___
Data delay found: 13
07:23:22:setup_element:INFO: Eye window for uplink 24: __XXXXXXXXXX____________________________
Data delay found: 26
07:23:22:setup_element:INFO: Eye window for uplink 25: _____XXXXXXXXXX_________________________
Data delay found: 29
07:23:22:setup_element:INFO: Eye window for uplink 26: _________XXXXXXX________________________
Data delay found: 32
07:23:22:setup_element:INFO: Eye window for uplink 27: _____________XXXXXXXX___________________
Data delay found: 36
07:23:22:setup_element:INFO: Eye window for uplink 28: _____________XXXXXXXX___________________
Data delay found: 36
07:23:22:setup_element:INFO: Eye window for uplink 29: ________________XXXXXXX_________________
Data delay found: 39
07:23:22:setup_element:INFO: Eye window for uplink 30: _______________XXXXXXXXX________________
Data delay found: 39
07:23:22:setup_element:INFO: Eye window for uplink 31: _________________XXXXXXX________________
Data delay found: 0
07:23:22:setup_element:INFO: Setting the data phase to 20 for uplink 16
07:23:22:setup_element:INFO: Setting the data phase to 18 for uplink 17
07:23:22:setup_element:INFO: Setting the data phase to 21 for uplink 18
07:23:22:setup_element:INFO: Setting the data phase to 18 for uplink 19
07:23:22:setup_element:INFO: Setting the data phase to 17 for uplink 20
07:23:22:setup_element:INFO: Setting the data phase to 17 for uplink 21
07:23:22:setup_element:INFO: Setting the data phase to 18 for uplink 22
07:23:22:setup_element:INFO: Setting the data phase to 13 for uplink 23
07:23:22:setup_element:INFO: Setting the data phase to 26 for uplink 24
07:23:22:setup_element:INFO: Setting the data phase to 29 for uplink 25
07:23:22:setup_element:INFO: Setting the data phase to 32 for uplink 26
07:23:22:setup_element:INFO: Setting the data phase to 36 for uplink 27
07:23:22:setup_element:INFO: Setting the data phase to 36 for uplink 28
07:23:22:setup_element:INFO: Setting the data phase to 39 for uplink 29
07:23:22:setup_element:INFO: Setting the data phase to 39 for uplink 30
07:23:22:setup_element:INFO: Setting the data phase to 0 for uplink 31
07:23:22:setup_element:INFO: Beginning SMX ASICs map scan
07:23:22:master:INFO: Setting encoding mode SOS for groups [0], downlinks [2]
07:23:22:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [2]
07:23:22:master:INFO: Setting encoding mode EOS for groups [0], downlinks [2]
07:23:22:master:INFO: Setting encoding mode FRAME for groups [0], downlinks [2]
07:23:22:uplink:INFO: Setting uplinks mask [16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]
07:23:22:setup_element:INFO: Adding ASIC 0x0, ASIC uplink 0, uplink 23
07:23:22:setup_element:INFO: Adding ASIC 0x0, ASIC uplink 1, uplink 22
07:23:22:setup_element:INFO: Adding ASIC 0x1, ASIC uplink 0, uplink 30
07:23:22:setup_element:INFO: Adding ASIC 0x1, ASIC uplink 1, uplink 31
07:23:22:setup_element:INFO: Adding ASIC 0x2, ASIC uplink 0, uplink 21
07:23:22:setup_element:INFO: Adding ASIC 0x2, ASIC uplink 1, uplink 20
07:23:23:setup_element:INFO: Adding ASIC 0x3, ASIC uplink 0, uplink 28
07:23:23:setup_element:INFO: Adding ASIC 0x3, ASIC uplink 1, uplink 29
07:23:23:setup_element:INFO: Adding ASIC 0x4, ASIC uplink 0, uplink 19
07:23:23:setup_element:INFO: Adding ASIC 0x4, ASIC uplink 1, uplink 18
07:23:23:setup_element:INFO: Adding ASIC 0x5, ASIC uplink 0, uplink 26
07:23:23:setup_element:INFO: Adding ASIC 0x5, ASIC uplink 1, uplink 27
07:23:23:setup_element:INFO: Adding ASIC 0x6, ASIC uplink 0, uplink 17
07:23:23:setup_element:INFO: Adding ASIC 0x6, ASIC uplink 1, uplink 16
07:23:23:setup_element:INFO: Adding ASIC 0x7, ASIC uplink 0, uplink 24
07:23:23:setup_element:INFO: Adding ASIC 0x7, ASIC uplink 1, uplink 25
07:23:25:setup_element:INFO: Performing Elink synchronization
07:23:25:master:INFO: Setting encoding mode SOS for groups [0], downlinks [2]
07:23:25:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [2]
07:23:25:master:INFO: Setting encoding mode EOS for groups [0], downlinks [2]
07:23:25:master:INFO: Setting encoding mode FRAME for groups [0], downlinks [2]
07:23:25:setup_element:INFO: Writing SMX Elink masks for group 0, downlink 2
07:23:25:uplink:INFO: Enabling uplinks [16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]
|_________________________________________________________________________|
_addr_|_upli_|_dwnli_|_grp_|_uplinks_|_#uplinks_|_uplinks_map_
0 | [0] | 2 | 0 | [23] | 2 | [(0, 23), (1, 22)]
1 | [0] | 2 | 0 | [30] | 2 | [(0, 30), (1, 31)]
2 | [0] | 2 | 0 | [21] | 2 | [(0, 21), (1, 20)]
3 | [0] | 2 | 0 | [28] | 2 | [(0, 28), (1, 29)]
4 | [0] | 2 | 0 | [19] | 2 | [(0, 19), (1, 18)]
5 | [0] | 2 | 0 | [26] | 2 | [(0, 26), (1, 27)]
6 | [0] | 2 | 0 | [17] | 2 | [(0, 17), (1, 16)]
7 | [0] | 2 | 0 | [24] | 2 | [(0, 24), (1, 25)]
|_________________________________________________________________________|
07:23:25:febtest:INFO: Init all SMX (CSA): 30
07:23:39:febtest:INFO: _Addr_|___________ASIC-ID_____________|_T_[C]_|_Vddm_[mV]_
07:23:40:febtest:INFO: 23-00 | XA-000-09-004-020-010-003-15 | 31.4 | 1177.4
07:23:40:febtest:INFO: 30-01 | XA-000-09-004-020-007-007-08 | 47.3 | 1130.0
07:23:40:febtest:INFO: 21-02 | XA-000-09-004-020-013-003-07 | 37.7 | 1153.7
07:23:40:febtest:INFO: 28-03 | XA-000-09-004-020-010-007-15 | 25.1 | 1212.7
07:23:40:febtest:INFO: 19-04 | XA-000-09-004-020-010-005-15 | 44.1 | 1130.0
07:23:41:febtest:INFO: 26-05 | XA-000-09-004-020-010-002-15 | 47.3 | 1135.9
07:23:41:febtest:INFO: 17-06 | XA-000-09-004-020-007-005-08 | 37.7 | 1159.7
07:23:41:febtest:INFO: 24-07 | XA-000-09-004-020-007-003-08 | 28.2 | 1183.3
07:23:42:febtest:INFO: Set all CSA to ZERO
FEB type: B FEB_A: 0 FEB_B: 1
07:23:44:ST3_smx:INFO: chip: 23-0 31.389742 C 1189.190035 mV
07:23:44:ST3_discr_histo:WARNING: Not enough entries for fit!!!
07:23:44:ST3_discr_histo:WARNING: Not enough entries for fit!!!
07:23:44:ST3_smx:INFO: Electrons
07:23:44:ST3_smx:INFO: # loops 0
07:23:46:ST3_smx:INFO: # loops 1
07:23:47:ST3_smx:INFO: # loops 2
07:23:49:ST3_smx:INFO: Total # of broken channels: 0
07:23:49:ST3_smx:INFO: List of broken channels: []
07:23:49:ST3_smx:INFO: Total # of broken channels: 0
07:23:49:ST3_smx:INFO: List of broken channels: []
07:23:51:ST3_smx:INFO: chip: 30-1 47.250730 C 1147.806000 mV
07:23:51:ST3_discr_histo:WARNING: Not enough entries for fit!!!
07:23:51:ST3_discr_histo:WARNING: Not enough entries for fit!!!
07:23:51:ST3_smx:INFO: Electrons
07:23:51:ST3_smx:INFO: # loops 0
07:23:53:ST3_smx:INFO: # loops 1
07:23:54:ST3_smx:INFO: # loops 2
07:23:56:ST3_smx:INFO: Total # of broken channels: 0
07:23:56:ST3_smx:INFO: List of broken channels: []
07:23:56:ST3_smx:INFO: Total # of broken channels: 0
07:23:56:ST3_smx:INFO: List of broken channels: []
07:23:57:ST3_smx:INFO: chip: 21-2 37.726682 C 1165.571835 mV
07:23:57:ST3_discr_histo:WARNING: Not enough entries for fit!!!
07:23:57:ST3_discr_histo:WARNING: Not enough entries for fit!!!
07:23:57:ST3_smx:INFO: Electrons
07:23:57:ST3_smx:INFO: # loops 0
07:24:00:ST3_smx:INFO: # loops 1
07:24:02:ST3_smx:INFO: # loops 2
07:24:04:ST3_smx:INFO: Total # of broken channels: 0
07:24:04:ST3_smx:INFO: List of broken channels: []
07:24:04:ST3_smx:INFO: Total # of broken channels: 0
07:24:04:ST3_smx:INFO: List of broken channels: []
07:24:05:ST3_smx:INFO: chip: 28-3 25.062742 C 1230.330540 mV
07:24:05:ST3_discr_histo:WARNING: Not enough entries for fit!!!
07:24:05:ST3_discr_histo:WARNING: Not enough entries for fit!!!
07:24:05:ST3_smx:INFO: Electrons
07:24:05:ST3_smx:INFO: # loops 0
07:24:07:ST3_smx:INFO: # loops 1
07:24:08:ST3_smx:INFO: # loops 2
07:24:10:ST3_smx:INFO: Total # of broken channels: 0
07:24:10:ST3_smx:INFO: List of broken channels: []
07:24:10:ST3_smx:INFO: Total # of broken channels: 0
07:24:10:ST3_smx:INFO: List of broken channels: []
07:24:11:ST3_smx:INFO: chip: 19-4 44.073563 C 1141.874115 mV
07:24:12:ST3_discr_histo:WARNING: Not enough entries for fit!!!
07:24:12:ST3_discr_histo:WARNING: Not enough entries for fit!!!
07:24:12:ST3_smx:INFO: Electrons
07:24:12:ST3_smx:INFO: # loops 0
07:24:14:ST3_smx:INFO: # loops 1
07:24:16:ST3_smx:INFO: # loops 2
07:24:17:ST3_smx:INFO: Total # of broken channels: 0
07:24:17:ST3_smx:INFO: List of broken channels: []
07:24:17:ST3_smx:INFO: Total # of broken channels: 0
07:24:17:ST3_smx:INFO: List of broken channels: []
07:24:19:ST3_smx:INFO: chip: 26-5 47.250730 C 1153.732915 mV
07:24:19:ST3_discr_histo:WARNING: Not enough entries for fit!!!
07:24:19:ST3_discr_histo:WARNING: Not enough entries for fit!!!
07:24:19:ST3_smx:INFO: Electrons
07:24:19:ST3_smx:INFO: # loops 0
07:24:21:ST3_smx:INFO: # loops 1
07:24:22:ST3_smx:INFO: # loops 2
07:24:24:ST3_smx:INFO: Total # of broken channels: 0
07:24:24:ST3_smx:INFO: List of broken channels: []
07:24:24:ST3_smx:INFO: Total # of broken channels: 0
07:24:24:ST3_smx:INFO: List of broken channels: []
07:24:25:ST3_smx:INFO: chip: 17-6 37.726682 C 1165.571835 mV
07:24:25:ST3_discr_histo:WARNING: Not enough entries for fit!!!
07:24:25:ST3_discr_histo:WARNING: Not enough entries for fit!!!
07:24:25:ST3_smx:INFO: Electrons
07:24:25:ST3_smx:INFO: # loops 0
07:24:27:ST3_smx:INFO: # loops 1
07:24:29:ST3_smx:INFO: # loops 2
07:24:30:ST3_smx:INFO: Total # of broken channels: 0
07:24:30:ST3_smx:INFO: List of broken channels: []
07:24:30:ST3_smx:INFO: Total # of broken channels: 0
07:24:30:ST3_smx:INFO: List of broken channels: []
07:24:32:ST3_smx:INFO: chip: 24-7 31.389742 C 1189.190035 mV
07:24:32:ST3_discr_histo:WARNING: Not enough entries for fit!!!
07:24:32:ST3_discr_histo:WARNING: Not enough entries for fit!!!
07:24:32:ST3_smx:INFO: Electrons
07:24:32:ST3_smx:INFO: # loops 0
07:24:33:ST3_smx:INFO: # loops 1
07:24:35:ST3_smx:INFO: # loops 2
07:24:37:ST3_smx:INFO: Total # of broken channels: 0
07:24:37:ST3_smx:INFO: List of broken channels: []
07:24:37:ST3_smx:INFO: Total # of broken channels: 0
07:24:37:ST3_smx:INFO: List of broken channels: []
07:24:37:febtest:INFO: _Addr_|___________ASIC-ID_____________|_T_[C]_|_Vddm_[mV]_
07:24:37:febtest:INFO: 23-00 | XA-000-09-004-020-010-003-15 | 34.6 | 1212.7
07:24:37:febtest:INFO: 30-01 | XA-000-09-004-020-007-007-08 | 50.4 | 1177.4
07:24:37:febtest:INFO: 21-02 | XA-000-09-004-020-013-003-07 | 40.9 | 1183.3
07:24:38:febtest:INFO: 28-03 | XA-000-09-004-020-010-007-15 | 25.1 | 1265.4
07:24:38:febtest:INFO: 19-04 | XA-000-09-004-020-010-005-15 | 47.3 | 1165.6
07:24:38:febtest:INFO: 26-05 | XA-000-09-004-020-010-002-15 | 50.4 | 1195.1
07:24:38:febtest:INFO: 17-06 | XA-000-09-004-020-007-005-08 | 40.9 | 1183.3
07:24:39:febtest:INFO: 24-07 | XA-000-09-004-020-007-003-08 | 31.4 | 1212.7
############################################################
# S U M M A R Y #
############################################################
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
############################################################
# S U M M A R Y #
############################################################
TEST_NAME : FEB-Microcable
TEST_DATE : 25_04_08-07_23_14
OPERATOR : Benjamin;
SITE : KIT | SETUP : KIT_TEST_SETUP_1
------------------------------------------------------------
| FEB_SN : 4134| FEB_TYPE : 8.2| FEB_UPLINKS : 2| FEB_B
------------------------------------------------------------
------------------------------------------------------------
VI_before_Init : ['0.000', '0.0000', '0.000', '0.0000', '2.453', '1.4470', '1.850', '2.4660']
VI_after__Init : ['0.000', '0.0000', '0.000', '0.0000', '2.450', '1.9970', '1.850', '2.6290']
VI_at__the_End : ['0.000', '0.0000', '0.000', '0.0000', '2.450', '1.9840', '1.850', '0.5332']