Go Back
FEB_4135 07.04.25 11:03:41
TextEdit.txt
11:03:41:ST3_Shared:INFO: oooooooooooooooooooooooooooooooooooooooooooooooooooooooooooo
11:03:41:ST3_Shared:INFO: FEB-Microcable
11:03:41:ST3_Shared:INFO: oooooooooooooooooooooooooooooooooooooooooooooooooooooooooooo
11:03:41:febtest:INFO: Testing FEB with SN 4135
11:03:43:smx_tester:INFO: Scanning setup
11:03:43:elinks:INFO: Disabling clock on downlink 0
11:03:43:elinks:INFO: Disabling clock on downlink 1
11:03:43:elinks:INFO: Disabling clock on downlink 2
11:03:43:elinks:INFO: Disabling clock on downlink 3
11:03:43:elinks:INFO: Disabling clock on downlink 4
11:03:43:setup_element:INFO: Checking SOS, encoding_mode: SOS
11:03:43:master:INFO: Setting encoding mode SOS for groups [0], downlinks [0]
11:03:43:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
11:03:43:elinks:INFO: Disabling clock on downlink 0
11:03:43:elinks:INFO: Disabling clock on downlink 1
11:03:43:elinks:INFO: Disabling clock on downlink 2
11:03:43:elinks:INFO: Disabling clock on downlink 3
11:03:43:elinks:INFO: Disabling clock on downlink 4
11:03:43:setup_element:INFO: Checking SOS, encoding_mode: SOS
11:03:43:master:INFO: Setting encoding mode SOS for groups [0], downlinks [1]
11:03:43:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
11:03:43:elinks:INFO: Disabling clock on downlink 0
11:03:43:elinks:INFO: Disabling clock on downlink 1
11:03:43:elinks:INFO: Disabling clock on downlink 2
11:03:43:elinks:INFO: Disabling clock on downlink 3
11:03:43:elinks:INFO: Disabling clock on downlink 4
11:03:43:setup_element:INFO: Checking SOS, encoding_mode: SOS
11:03:43:master:INFO: Setting encoding mode SOS for groups [0], downlinks [2]
11:03:43:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 24
11:03:43:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 25
11:03:43:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 26
11:03:43:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 27
11:03:43:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 28
11:03:43:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 29
11:03:43:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 30
11:03:43:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 31
11:03:43:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
11:03:43:elinks:INFO: Disabling clock on downlink 0
11:03:43:elinks:INFO: Disabling clock on downlink 1
11:03:43:elinks:INFO: Disabling clock on downlink 2
11:03:43:elinks:INFO: Disabling clock on downlink 3
11:03:43:elinks:INFO: Disabling clock on downlink 4
11:03:43:setup_element:INFO: Checking SOS, encoding_mode: SOS
11:03:43:master:INFO: Setting encoding mode SOS for groups [0], downlinks [3]
11:03:44:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
11:03:44:elinks:INFO: Disabling clock on downlink 0
11:03:44:elinks:INFO: Disabling clock on downlink 1
11:03:44:elinks:INFO: Disabling clock on downlink 2
11:03:44:elinks:INFO: Disabling clock on downlink 3
11:03:44:elinks:INFO: Disabling clock on downlink 4
11:03:44:setup_element:INFO: Checking SOS, encoding_mode: SOS
11:03:44:master:INFO: Setting encoding mode SOS for groups [0], downlinks [4]
11:03:44:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
11:03:44:setup_element:INFO: Scanning clock phase
11:03:44:master:INFO: Setting encoding mode SOS for groups [0], downlinks [2]
11:03:44:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [2]
11:03:44:setup_element:INFO: Clock phase scan results for group 0, downlink 2
11:03:44:setup_element:INFO: Eye window for uplink 24: ______________________________________________________________________XXXXXX____
Clock Delay: 32
11:03:44:setup_element:INFO: Eye window for uplink 25: ______________________________________________________________________XXXXXX____
Clock Delay: 32
11:03:44:setup_element:INFO: Eye window for uplink 26: ______________________________________________________________________XXXXX_____
Clock Delay: 32
11:03:44:setup_element:INFO: Eye window for uplink 27: ______________________________________________________________________XXXXX_____
Clock Delay: 32
11:03:44:setup_element:INFO: Eye window for uplink 28: ______________________________________________________________________XXXXX_____
Clock Delay: 32
11:03:44:setup_element:INFO: Eye window for uplink 29: ______________________________________________________________________XXXXX_____
Clock Delay: 32
11:03:44:setup_element:INFO: Eye window for uplink 30: ________________________________________________________________________XXXXXX__
Clock Delay: 34
11:03:44:setup_element:INFO: Eye window for uplink 31: ________________________________________________________________________XXXXXX__
Clock Delay: 34
11:03:44:setup_element:INFO: Setting the clock phase to 33 for group 0, downlink 2
11:03:44:setup_element:INFO: Scanning data phases
11:03:44:master:INFO: Setting encoding mode SOS for groups [0], downlinks [2]
11:03:44:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [2]
11:03:49:setup_element:INFO: Data phase scan results for group 0, downlink 2
11:03:49:setup_element:INFO: Eye window for uplink 24: ______XXXXX_____________________________
Data delay found: 28
11:03:49:setup_element:INFO: Eye window for uplink 25: _________XXXXX__________________________
Data delay found: 31
11:03:49:setup_element:INFO: Eye window for uplink 26: _______XXXXX____________________________
Data delay found: 29
11:03:49:setup_element:INFO: Eye window for uplink 27: ___________XXXXXX_______________________
Data delay found: 33
11:03:49:setup_element:INFO: Eye window for uplink 28: ___________XXXXXX_______________________
Data delay found: 33
11:03:49:setup_element:INFO: Eye window for uplink 29: ______________XXXXXX____________________
Data delay found: 36
11:03:49:setup_element:INFO: Eye window for uplink 30: _________________XXXXXX_________________
Data delay found: 39
11:03:49:setup_element:INFO: Eye window for uplink 31: _________________XXXXXX_________________
Data delay found: 39
11:03:49:setup_element:INFO: Setting the data phase to 28 for uplink 24
11:03:49:setup_element:INFO: Setting the data phase to 31 for uplink 25
11:03:49:setup_element:INFO: Setting the data phase to 29 for uplink 26
11:03:49:setup_element:INFO: Setting the data phase to 33 for uplink 27
11:03:49:setup_element:INFO: Setting the data phase to 33 for uplink 28
11:03:49:setup_element:INFO: Setting the data phase to 36 for uplink 29
11:03:49:setup_element:INFO: Setting the data phase to 39 for uplink 30
11:03:49:setup_element:INFO: Setting the data phase to 39 for uplink 31
11:03:49:setup_element:INFO: Beginning SMX ASICs map scan
11:03:49:master:INFO: Setting encoding mode SOS for groups [0], downlinks [2]
11:03:49:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [2]
11:03:49:master:INFO: Setting encoding mode EOS for groups [0], downlinks [2]
11:03:49:master:INFO: Setting encoding mode FRAME for groups [0], downlinks [2]
11:03:49:uplink:INFO: Setting uplinks mask [24, 25, 26, 27, 28, 29, 30, 31]
11:03:49:setup_element:INFO: Adding ASIC 0x1, ASIC uplink 0, uplink 30
11:03:49:setup_element:INFO: Adding ASIC 0x1, ASIC uplink 1, uplink 31
11:03:50:setup_element:INFO: Adding ASIC 0x3, ASIC uplink 0, uplink 28
11:03:50:setup_element:INFO: Adding ASIC 0x3, ASIC uplink 1, uplink 29
11:03:50:setup_element:INFO: Adding ASIC 0x5, ASIC uplink 0, uplink 26
11:03:50:setup_element:INFO: Adding ASIC 0x5, ASIC uplink 1, uplink 27
11:03:50:setup_element:INFO: Adding ASIC 0x7, ASIC uplink 0, uplink 24
11:03:50:setup_element:INFO: Adding ASIC 0x7, ASIC uplink 1, uplink 25
11:03:52:setup_element:INFO: Performing Elink synchronization
11:03:52:master:INFO: Setting encoding mode SOS for groups [0], downlinks [2]
11:03:52:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [2]
11:03:52:master:INFO: Setting encoding mode EOS for groups [0], downlinks [2]
11:03:52:master:INFO: Setting encoding mode FRAME for groups [0], downlinks [2]
11:03:52:setup_element:INFO: Writing SMX Elink masks for group 0, downlink 2
11:03:52:uplink:INFO: Enabling uplinks [24, 25, 26, 27, 28, 29, 30, 31]
|_________________________________________________________________________|
_addr_|_upli_|_dwnli_|_grp_|_uplinks_|_#uplinks_|_uplinks_map_
1 | [0] | 2 | 0 | [30] | 2 | [(0, 30), (1, 31)]
3 | [0] | 2 | 0 | [28] | 2 | [(0, 28), (1, 29)]
5 | [0] | 2 | 0 | [26] | 2 | [(0, 26), (1, 27)]
7 | [0] | 2 | 0 | [24] | 2 | [(0, 24), (1, 25)]
|_________________________________________________________________________|
11:03:52:febtest:INFO: Init all SMX (CSA): 30
11:04:00:febtest:INFO: _Addr_|___________ASIC-ID_____________|_T_[C]_|_Vddm_[mV]_
11:04:00:febtest:INFO: 30-01 | XA-000-09-004-020-016-014-12 | 34.6 | 1147.8
11:04:01:febtest:INFO: 28-03 | XA-000-09-004-020-016-015-12 | 31.4 | 1159.7
11:04:01:febtest:INFO: 26-05 | XA-000-09-004-020-004-015-06 | 28.2 | 1177.4
11:04:01:febtest:INFO: 24-07 | XA-000-09-004-020-007-015-08 | 28.2 | 1195.1
11:04:02:febtest:INFO: Set all CSA to ZERO
FEB type: B FEB_A: 0 FEB_B: 1
11:04:04:ST3_smx:INFO: chip: 30-1 34.556970 C 1159.654860 mV
11:04:04:ST3_discr_histo:WARNING: Not enough entries for fit!!!
11:04:04:ST3_discr_histo:WARNING: Not enough entries for fit!!!
11:04:04:ST3_smx:INFO: Electrons
11:04:04:ST3_smx:INFO: # loops 0
11:04:06:ST3_smx:INFO: # loops 1
11:04:07:ST3_smx:INFO: # loops 2
11:04:09:ST3_smx:INFO: Total # of broken channels: 0
11:04:09:ST3_smx:INFO: List of broken channels: []
11:04:09:ST3_smx:INFO: Total # of broken channels: 0
11:04:09:ST3_smx:INFO: List of broken channels: []
11:04:11:ST3_smx:INFO: chip: 28-3 31.389742 C 1165.571835 mV
11:04:11:ST3_discr_histo:WARNING: Not enough entries for fit!!!
11:04:11:ST3_discr_histo:WARNING: Not enough entries for fit!!!
11:04:11:ST3_smx:INFO: Electrons
11:04:11:ST3_smx:INFO: # loops 0
11:04:13:ST3_smx:INFO: # loops 1
11:04:14:ST3_smx:INFO: # loops 2
11:04:16:ST3_smx:INFO: Total # of broken channels: 0
11:04:16:ST3_smx:INFO: List of broken channels: []
11:04:16:ST3_smx:INFO: Total # of broken channels: 0
11:04:16:ST3_smx:INFO: List of broken channels: []
11:04:18:ST3_smx:INFO: chip: 26-5 28.225000 C 1183.292940 mV
11:04:18:ST3_discr_histo:WARNING: Not enough entries for fit!!!
11:04:18:ST3_discr_histo:WARNING: Not enough entries for fit!!!
11:04:18:ST3_smx:INFO: Electrons
11:04:18:ST3_smx:INFO: # loops 0
11:04:19:ST3_smx:INFO: # loops 1
11:04:21:ST3_smx:INFO: # loops 2
11:04:23:ST3_smx:INFO: Total # of broken channels: 0
11:04:23:ST3_smx:INFO: List of broken channels: []
11:04:23:ST3_smx:INFO: Total # of broken channels: 0
11:04:23:ST3_smx:INFO: List of broken channels: []
11:04:24:ST3_smx:INFO: chip: 24-7 28.225000 C 1200.969315 mV
11:04:24:ST3_discr_histo:WARNING: Not enough entries for fit!!!
11:04:24:ST3_discr_histo:WARNING: Not enough entries for fit!!!
11:04:24:ST3_smx:INFO: Electrons
11:04:24:ST3_smx:INFO: # loops 0
11:04:26:ST3_smx:INFO: # loops 1
11:04:27:ST3_smx:INFO: # loops 2
11:04:29:ST3_smx:INFO: Total # of broken channels: 0
11:04:29:ST3_smx:INFO: List of broken channels: []
11:04:29:ST3_smx:INFO: Total # of broken channels: 0
11:04:29:ST3_smx:INFO: List of broken channels: []
11:04:29:febtest:INFO: _Addr_|___________ASIC-ID_____________|_T_[C]_|_Vddm_[mV]_
11:04:29:febtest:INFO: 30-01 | XA-000-09-004-020-016-014-12 | 34.6 | 1189.2
11:04:30:febtest:INFO: 28-03 | XA-000-09-004-020-016-015-12 | 34.6 | 1189.2
11:04:30:febtest:INFO: 26-05 | XA-000-09-004-020-004-015-06 | 31.4 | 1206.9
11:04:30:febtest:INFO: 24-07 | XA-000-09-004-020-007-015-08 | 28.2 | 1218.6
############################################################
# S U M M A R Y #
############################################################
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
############################################################
# S U M M A R Y #
############################################################
TEST_NAME : FEB-Microcable
TEST_DATE : 25_04_07-11_03_41
OPERATOR : Benjamin;
SITE : KIT | SETUP : KIT_TEST_SETUP_1
------------------------------------------------------------
| FEB_SN : 4135| FEB_TYPE : 8.2| FEB_UPLINKS : 2| FEB_B
------------------------------------------------------------
------------------------------------------------------------
VI_before_Init : ['0.000', '0.0000', '0.000', '0.0000', '2.453', '0.7512', '1.850', '1.0500']
VI_after__Init : ['0.000', '0.0000', '0.000', '0.0000', '2.450', '0.9958', '1.850', '1.3100']
VI_at__the_End : ['0.000', '0.0000', '0.000', '0.0000', '2.450', '0.9928', '1.850', '0.2654']