Go Back
FEB_4139 10.04.25 08:18:43
TextEdit.txt
08:18:43:ST3_Shared:INFO: oooooooooooooooooooooooooooooooooooooooooooooooooooooooooooo
08:18:43:ST3_Shared:INFO: FEB-Microcable
08:18:43:ST3_Shared:INFO: oooooooooooooooooooooooooooooooooooooooooooooooooooooooooooo
08:18:43:febtest:INFO: Testing FEB with SN 4139
08:18:44:smx_tester:INFO: Scanning setup
08:18:44:elinks:INFO: Disabling clock on downlink 0
08:18:44:elinks:INFO: Disabling clock on downlink 1
08:18:44:elinks:INFO: Disabling clock on downlink 2
08:18:44:elinks:INFO: Disabling clock on downlink 3
08:18:44:elinks:INFO: Disabling clock on downlink 4
08:18:44:setup_element:INFO: Checking SOS, encoding_mode: SOS
08:18:44:master:INFO: Setting encoding mode SOS for groups [0], downlinks [0]
08:18:44:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
08:18:44:elinks:INFO: Disabling clock on downlink 0
08:18:44:elinks:INFO: Disabling clock on downlink 1
08:18:44:elinks:INFO: Disabling clock on downlink 2
08:18:44:elinks:INFO: Disabling clock on downlink 3
08:18:44:elinks:INFO: Disabling clock on downlink 4
08:18:44:setup_element:INFO: Checking SOS, encoding_mode: SOS
08:18:44:master:INFO: Setting encoding mode SOS for groups [0], downlinks [1]
08:18:44:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
08:18:44:elinks:INFO: Disabling clock on downlink 0
08:18:44:elinks:INFO: Disabling clock on downlink 1
08:18:44:elinks:INFO: Disabling clock on downlink 2
08:18:44:elinks:INFO: Disabling clock on downlink 3
08:18:44:elinks:INFO: Disabling clock on downlink 4
08:18:44:setup_element:INFO: Checking SOS, encoding_mode: SOS
08:18:44:master:INFO: Setting encoding mode SOS for groups [0], downlinks [2]
08:18:45:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 24
08:18:45:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 25
08:18:45:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 26
08:18:45:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 27
08:18:45:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 28
08:18:45:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 29
08:18:45:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 30
08:18:45:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 31
08:18:45:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
08:18:45:elinks:INFO: Disabling clock on downlink 0
08:18:45:elinks:INFO: Disabling clock on downlink 1
08:18:45:elinks:INFO: Disabling clock on downlink 2
08:18:45:elinks:INFO: Disabling clock on downlink 3
08:18:45:elinks:INFO: Disabling clock on downlink 4
08:18:45:setup_element:INFO: Checking SOS, encoding_mode: SOS
08:18:45:master:INFO: Setting encoding mode SOS for groups [0], downlinks [3]
08:18:45:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
08:18:45:elinks:INFO: Disabling clock on downlink 0
08:18:45:elinks:INFO: Disabling clock on downlink 1
08:18:45:elinks:INFO: Disabling clock on downlink 2
08:18:45:elinks:INFO: Disabling clock on downlink 3
08:18:45:elinks:INFO: Disabling clock on downlink 4
08:18:45:setup_element:INFO: Checking SOS, encoding_mode: SOS
08:18:45:master:INFO: Setting encoding mode SOS for groups [0], downlinks [4]
08:18:45:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
08:18:45:setup_element:INFO: Scanning clock phase
08:18:45:master:INFO: Setting encoding mode SOS for groups [0], downlinks [2]
08:18:45:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [2]
08:18:45:setup_element:INFO: Clock phase scan results for group 0, downlink 2
08:18:45:setup_element:INFO: Eye window for uplink 24: XXX________________________________________________________________XXXXXXXXXXXXX
Clock Delay: 34
08:18:45:setup_element:INFO: Eye window for uplink 25: XXX________________________________________________________________XXXXXXXXXXXXX
Clock Delay: 34
08:18:45:setup_element:INFO: Eye window for uplink 26: XXXX_______________________________________________________________XX___________
Clock Delay: 35
08:18:45:setup_element:INFO: Eye window for uplink 27: XXXX_______________________________________________________________XX___________
Clock Delay: 35
08:18:45:setup_element:INFO: Eye window for uplink 28: XXXX_____________________________________________________________XXXXXXXXXXXXXXX
Clock Delay: 34
08:18:45:setup_element:INFO: Eye window for uplink 29: XXXX_____________________________________________________________XXXXXXXXXXXXXXX
Clock Delay: 34
08:18:45:setup_element:INFO: Eye window for uplink 30: XXXX______________________________________________________________XXXXXXXXXXXXXX
Clock Delay: 34
08:18:45:setup_element:INFO: Eye window for uplink 31: XXXX______________________________________________________________XXXXXXXXXXXXXX
Clock Delay: 34
08:18:45:setup_element:INFO: Setting the clock phase to 34 for group 0, downlink 2
08:18:45:setup_element:INFO: Scanning data phases
08:18:45:master:INFO: Setting encoding mode SOS for groups [0], downlinks [2]
08:18:45:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [2]
08:18:50:setup_element:INFO: Data phase scan results for group 0, downlink 2
08:18:50:setup_element:INFO: Eye window for uplink 24: __XXXXXXXXX__________________XXXXXXXXXXX
Data delay found: 19
08:18:50:setup_element:INFO: Eye window for uplink 25: ____XXXXXXXXX________________XXXXXXXXXXX
Data delay found: 20
08:18:50:setup_element:INFO: Eye window for uplink 26: __XXXXXXXX______________________________
Data delay found: 25
08:18:50:setup_element:INFO: Eye window for uplink 27: _____XXXXXXXXXX_________________________
Data delay found: 29
08:18:50:setup_element:INFO: Eye window for uplink 28: _______XXXXXXXXXX_______________________
Data delay found: 31
08:18:50:setup_element:INFO: Eye window for uplink 29: __________XXXXXXXX______________________
Data delay found: 33
08:18:50:setup_element:INFO: Eye window for uplink 30: ________XXXXXXXXXXX_____________________
Data delay found: 33
08:18:50:setup_element:INFO: Eye window for uplink 31: __________XXXXXXXX______________________
Data delay found: 33
08:18:50:setup_element:INFO: Setting the data phase to 19 for uplink 24
08:18:50:setup_element:INFO: Setting the data phase to 20 for uplink 25
08:18:50:setup_element:INFO: Setting the data phase to 25 for uplink 26
08:18:50:setup_element:INFO: Setting the data phase to 29 for uplink 27
08:18:50:setup_element:INFO: Setting the data phase to 31 for uplink 28
08:18:50:setup_element:INFO: Setting the data phase to 33 for uplink 29
08:18:50:setup_element:INFO: Setting the data phase to 33 for uplink 30
08:18:50:setup_element:INFO: Setting the data phase to 33 for uplink 31
08:18:50:setup_element:INFO: Beginning SMX ASICs map scan
08:18:50:master:INFO: Setting encoding mode SOS for groups [0], downlinks [2]
08:18:50:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [2]
08:18:50:master:INFO: Setting encoding mode EOS for groups [0], downlinks [2]
08:18:50:master:INFO: Setting encoding mode FRAME for groups [0], downlinks [2]
08:18:50:uplink:INFO: Setting uplinks mask [24, 25, 26, 27, 28, 29, 30, 31]
08:18:51:setup_element:INFO: Adding ASIC 0x1, ASIC uplink 0, uplink 30
08:18:51:setup_element:INFO: Adding ASIC 0x1, ASIC uplink 1, uplink 31
08:18:51:setup_element:INFO: Adding ASIC 0x3, ASIC uplink 0, uplink 28
08:18:51:setup_element:INFO: Adding ASIC 0x3, ASIC uplink 1, uplink 29
08:18:51:setup_element:INFO: Adding ASIC 0x5, ASIC uplink 0, uplink 26
08:18:51:setup_element:INFO: Adding ASIC 0x5, ASIC uplink 1, uplink 27
08:18:52:setup_element:INFO: Adding ASIC 0x7, ASIC uplink 0, uplink 24
08:18:52:setup_element:INFO: Adding ASIC 0x7, ASIC uplink 1, uplink 25
08:18:53:setup_element:INFO: Performing Elink synchronization
08:18:53:master:INFO: Setting encoding mode SOS for groups [0], downlinks [2]
08:18:53:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [2]
08:18:53:master:INFO: Setting encoding mode EOS for groups [0], downlinks [2]
08:18:53:master:INFO: Setting encoding mode FRAME for groups [0], downlinks [2]
08:18:53:setup_element:INFO: Writing SMX Elink masks for group 0, downlink 2
08:18:53:uplink:INFO: Enabling uplinks [24, 25, 26, 27, 28, 29, 30, 31]
|_________________________________________________________________________|
_addr_|_upli_|_dwnli_|_grp_|_uplinks_|_#uplinks_|_uplinks_map_
1 | [0] | 2 | 0 | [30] | 2 | [(0, 30), (1, 31)]
3 | [0] | 2 | 0 | [28] | 2 | [(0, 28), (1, 29)]
5 | [0] | 2 | 0 | [26] | 2 | [(0, 26), (1, 27)]
7 | [0] | 2 | 0 | [24] | 2 | [(0, 24), (1, 25)]
|_________________________________________________________________________|
08:18:53:febtest:INFO: Init all SMX (CSA): 30
08:19:01:febtest:INFO: _Addr_|___________ASIC-ID_____________|_T_[C]_|_Vddm_[mV]_
08:19:01:febtest:INFO: 30-01 | XA-000-09-004-020-014-005-09 | 18.7 | 1206.9
08:19:01:febtest:INFO: 28-03 | XA-000-09-004-020-014-004-09 | 37.7 | 1147.8
08:19:01:febtest:INFO: 26-05 | XA-000-09-004-020-005-005-11 | 34.6 | 1153.7
08:19:01:febtest:INFO: 24-07 | XA-000-09-004-020-011-004-02 | 21.9 | 1201.0
08:19:02:febtest:INFO: Set all CSA to ZERO
FEB type: B FEB_A: 0 FEB_B: 1
08:19:04:ST3_smx:INFO: chip: 30-1 18.745682 C 1218.600960 mV
08:19:04:ST3_discr_histo:WARNING: Not enough entries for fit!!!
08:19:04:ST3_discr_histo:WARNING: Not enough entries for fit!!!
08:19:04:ST3_smx:INFO: Electrons
08:19:04:ST3_smx:INFO: # loops 0
08:19:06:ST3_smx:INFO: # loops 1
08:19:08:ST3_smx:INFO: # loops 2
08:19:09:ST3_smx:INFO: Total # of broken channels: 0
08:19:09:ST3_smx:INFO: List of broken channels: []
08:19:09:ST3_smx:INFO: Total # of broken channels: 0
08:19:09:ST3_smx:INFO: List of broken channels: []
08:19:11:ST3_smx:INFO: chip: 28-3 37.726682 C 1159.654860 mV
08:19:11:ST3_discr_histo:WARNING: Not enough entries for fit!!!
08:19:11:ST3_discr_histo:WARNING: Not enough entries for fit!!!
08:19:11:ST3_smx:INFO: Electrons
08:19:11:ST3_smx:INFO: # loops 0
08:19:12:ST3_smx:INFO: # loops 1
08:19:14:ST3_smx:INFO: # loops 2
08:19:16:ST3_smx:INFO: Total # of broken channels: 0
08:19:16:ST3_smx:INFO: List of broken channels: []
08:19:16:ST3_smx:INFO: Total # of broken channels: 0
08:19:16:ST3_smx:INFO: List of broken channels: []
08:19:17:ST3_smx:INFO: chip: 26-5 34.556970 C 1165.571835 mV
08:19:17:ST3_discr_histo:WARNING: Not enough entries for fit!!!
08:19:17:ST3_discr_histo:WARNING: Not enough entries for fit!!!
08:19:17:ST3_smx:INFO: Electrons
08:19:17:ST3_smx:INFO: # loops 0
08:19:19:ST3_smx:INFO: # loops 1
08:19:21:ST3_smx:INFO: # loops 2
08:19:22:ST3_smx:INFO: Total # of broken channels: 0
08:19:22:ST3_smx:INFO: List of broken channels: []
08:19:22:ST3_smx:INFO: Total # of broken channels: 0
08:19:22:ST3_smx:INFO: List of broken channels: []
08:19:24:ST3_smx:INFO: chip: 24-7 25.062742 C 1206.851500 mV
08:19:24:ST3_discr_histo:WARNING: Not enough entries for fit!!!
08:19:24:ST3_discr_histo:WARNING: Not enough entries for fit!!!
08:19:24:ST3_smx:INFO: Electrons
08:19:24:ST3_smx:INFO: # loops 0
08:19:26:ST3_smx:INFO: # loops 1
08:19:27:ST3_smx:INFO: # loops 2
08:19:29:ST3_smx:INFO: Total # of broken channels: 0
08:19:29:ST3_smx:INFO: List of broken channels: []
08:19:29:ST3_smx:INFO: Total # of broken channels: 0
08:19:29:ST3_smx:INFO: List of broken channels: []
08:19:29:febtest:INFO: _Addr_|___________ASIC-ID_____________|_T_[C]_|_Vddm_[mV]_
08:19:29:febtest:INFO: 30-01 | XA-000-09-004-020-014-005-09 | 18.7 | 1247.9
08:19:30:febtest:INFO: 28-03 | XA-000-09-004-020-014-004-09 | 37.7 | 1183.3
08:19:30:febtest:INFO: 26-05 | XA-000-09-004-020-005-005-11 | 37.7 | 1183.3
08:19:30:febtest:INFO: 24-07 | XA-000-09-004-020-011-004-02 | 25.1 | 1224.5
############################################################
# S U M M A R Y #
############################################################
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
############################################################
# S U M M A R Y #
############################################################
TEST_NAME : FEB-Microcable
TEST_DATE : 25_04_10-08_18_43
OPERATOR : Benjamin;
SITE : KIT | SETUP : KIT_TEST_SETUP_1
------------------------------------------------------------
| FEB_SN : 4139| FEB_TYPE : 8.2| FEB_UPLINKS : 2| FEB_B
------------------------------------------------------------
------------------------------------------------------------
VI_before_Init : ['0.000', '0.0000', '0.000', '0.0000', '2.450', '0.7419', '1.850', '1.5500']
VI_after__Init : ['0.000', '0.0000', '0.000', '0.0000', '2.450', '1.0060', '1.850', '1.2970']
VI_at__the_End : ['0.000', '0.0000', '0.000', '0.0000', '2.450', '0.9864', '1.850', '0.2629']