Return Icon Go Back
GSI
KIT
Previous FEB
Previous test
Next test
Next FEB
LDO/GSI
LDO/KIT

FEB_4155    21.05.25 13:38:37

link: XA-000-09-004-008-003-022-02
SMX_0
...SMX_0.root
link: XA-000-09-004-008-009-020-13
SMX_2
...SMX_2.root
link: XA-000-09-004-008-006-021-09
SMX_4
...SMX_4.root
link: XA-000-09-004-008-003-021-02
SMX_6
...SMX_6.root
link: XA-000-09-004-008-012-022-06
SMX_1
...SMX_1.root
link: XA-000-09-004-008-006-022-09
SMX_3
...SMX_3.root
link: XA-000-09-004-008-015-020-08
SMX_5
...SMX_5.root
link: XA-000-09-004-008-009-021-13
SMX_7
...SMX_7.root
link: XA-000-09-004-008-009-021-13
VddmCSAstatus.png
...VddmCSAstatus.root
TextEdit.txt 
            13:38:37:ST3_Shared:INFO:	oooooooooooooooooooooooooooooooooooooooooooooooooooooooooooo
13:38:37:ST3_Shared:INFO:	                         FEB-Sensor                         
13:38:37:ST3_Shared:INFO:	oooooooooooooooooooooooooooooooooooooooooooooooooooooooooooo
13:38:50:ST3_ModuleSelector:INFO:	http://web-docs.gsi.de/~dtl-sts/?m=module&n=M8UR7T1011261A2

13:38:50:ST3_ModuleSelector:INFO:	28304

13:38:50:febtest:INFO:	Testing FEB with SN 4155
13:38:52:smx_tester:INFO:	Scanning setup
13:38:52:elinks:INFO:	Disabling clock on downlink 0
13:38:52:elinks:INFO:	Disabling clock on downlink 1
13:38:52:elinks:INFO:	Disabling clock on downlink 2
13:38:52:elinks:INFO:	Disabling clock on downlink 3
13:38:52:elinks:INFO:	Disabling clock on downlink 4
13:38:52:setup_element:INFO:	Checking SOS, encoding_mode: SOS
13:38:52:master:INFO:	Setting encoding mode SOS for groups [0], downlinks [0]
13:38:52:setup_element:INFO:	Reassigning uplinks to uplinks which passed SOS detection
13:38:52:elinks:INFO:	Disabling clock on downlink 0
13:38:52:elinks:INFO:	Disabling clock on downlink 1
13:38:52:elinks:INFO:	Disabling clock on downlink 2
13:38:52:elinks:INFO:	Disabling clock on downlink 3
13:38:52:elinks:INFO:	Disabling clock on downlink 4
13:38:52:setup_element:INFO:	Checking SOS, encoding_mode: SOS
13:38:52:master:INFO:	Setting encoding mode SOS for groups [0], downlinks [1]
13:38:52:setup_element:INFO:	Reassigning uplinks to uplinks which passed SOS detection
13:38:52:elinks:INFO:	Disabling clock on downlink 0
13:38:52:elinks:INFO:	Disabling clock on downlink 1
13:38:52:elinks:INFO:	Disabling clock on downlink 2
13:38:52:elinks:INFO:	Disabling clock on downlink 3
13:38:52:elinks:INFO:	Disabling clock on downlink 4
13:38:52:setup_element:INFO:	Checking SOS, encoding_mode: SOS
13:38:52:master:INFO:	Setting encoding mode SOS for groups [0], downlinks [2]
13:38:52:setup_element:INFO:	SOS detected for group 0, downlink 2, uplink 16
13:38:52:setup_element:INFO:	SOS detected for group 0, downlink 2, uplink 17
13:38:52:setup_element:INFO:	SOS detected for group 0, downlink 2, uplink 18
13:38:52:setup_element:INFO:	SOS detected for group 0, downlink 2, uplink 19
13:38:52:setup_element:INFO:	SOS detected for group 0, downlink 2, uplink 20
13:38:52:setup_element:INFO:	SOS detected for group 0, downlink 2, uplink 21
13:38:52:setup_element:INFO:	SOS detected for group 0, downlink 2, uplink 22
13:38:52:setup_element:INFO:	SOS detected for group 0, downlink 2, uplink 23
13:38:52:setup_element:INFO:	SOS detected for group 0, downlink 2, uplink 24
13:38:52:setup_element:INFO:	SOS detected for group 0, downlink 2, uplink 25
13:38:52:setup_element:INFO:	SOS detected for group 0, downlink 2, uplink 26
13:38:52:setup_element:INFO:	SOS detected for group 0, downlink 2, uplink 27
13:38:52:setup_element:INFO:	SOS detected for group 0, downlink 2, uplink 28
13:38:52:setup_element:INFO:	SOS detected for group 0, downlink 2, uplink 29
13:38:52:setup_element:INFO:	SOS detected for group 0, downlink 2, uplink 30
13:38:52:setup_element:INFO:	SOS detected for group 0, downlink 2, uplink 31
13:38:52:setup_element:INFO:	Reassigning uplinks to uplinks which passed SOS detection
13:38:52:elinks:INFO:	Disabling clock on downlink 0
13:38:52:elinks:INFO:	Disabling clock on downlink 1
13:38:52:elinks:INFO:	Disabling clock on downlink 2
13:38:52:elinks:INFO:	Disabling clock on downlink 3
13:38:52:elinks:INFO:	Disabling clock on downlink 4
13:38:52:setup_element:INFO:	Checking SOS, encoding_mode: SOS
13:38:52:master:INFO:	Setting encoding mode SOS for groups [0], downlinks [3]
13:38:52:setup_element:INFO:	Reassigning uplinks to uplinks which passed SOS detection
13:38:52:elinks:INFO:	Disabling clock on downlink 0
13:38:52:elinks:INFO:	Disabling clock on downlink 1
13:38:52:elinks:INFO:	Disabling clock on downlink 2
13:38:52:elinks:INFO:	Disabling clock on downlink 3
13:38:52:elinks:INFO:	Disabling clock on downlink 4
13:38:52:setup_element:INFO:	Checking SOS, encoding_mode: SOS
13:38:52:master:INFO:	Setting encoding mode SOS for groups [0], downlinks [4]
13:38:52:setup_element:INFO:	Reassigning uplinks to uplinks which passed SOS detection
13:38:52:setup_element:INFO:	Scanning clock phase
13:38:52:master:INFO:	Setting encoding mode SOS for groups [0], downlinks [2]
13:38:52:master:INFO:	Setting encoding mode K.28.1 for groups [0], downlinks [2]
13:38:53:setup_element:INFO:	Clock phase scan results for group 0, downlink 2
13:38:53:setup_element:INFO:	Eye window for uplink 16: __________________________________________________________________________XXXXX_
Clock Delay: 36
13:38:53:setup_element:INFO:	Eye window for uplink 17: __________________________________________________________________________XXXXX_
Clock Delay: 36
13:38:53:setup_element:INFO:	Eye window for uplink 18: ________________________________________________________________________XXXXXX__
Clock Delay: 34
13:38:53:setup_element:INFO:	Eye window for uplink 19: ________________________________________________________________________XXXXXX__
Clock Delay: 34
13:38:53:setup_element:INFO:	Eye window for uplink 20: __________________________________________________________________________XXXXX_
Clock Delay: 36
13:38:53:setup_element:INFO:	Eye window for uplink 21: __________________________________________________________________________XXXXX_
Clock Delay: 36
13:38:53:setup_element:INFO:	Eye window for uplink 22: X_________________________________________________________________________XXXXXX
Clock Delay: 37
13:38:53:setup_element:INFO:	Eye window for uplink 23: X_________________________________________________________________________XXXXXX
Clock Delay: 37
13:38:53:setup_element:INFO:	Eye window for uplink 24: ________________________________________________________________________XXXXXX__
Clock Delay: 34
13:38:53:setup_element:INFO:	Eye window for uplink 25: ________________________________________________________________________XXXXXX__
Clock Delay: 34
13:38:53:setup_element:INFO:	Eye window for uplink 26: _________________________________________________________________________XXXXXX_
Clock Delay: 35
13:38:53:setup_element:INFO:	Eye window for uplink 27: _________________________________________________________________________XXXXXX_
Clock Delay: 35
13:38:53:setup_element:INFO:	Eye window for uplink 28: __________________________________________________________________________XXXXXX
Clock Delay: 36
13:38:53:setup_element:INFO:	Eye window for uplink 29: __________________________________________________________________________XXXXXX
Clock Delay: 36
13:38:53:setup_element:INFO:	Eye window for uplink 30: ________________________________________________________________________________
Clock Delay: 40
13:38:53:setup_element:INFO:	Eye window for uplink 31: ________________________________________________________________________________
Clock Delay: 40
13:38:53:setup_element:INFO:	Setting the clock phase to 36 for group 0, downlink 2
13:38:53:setup_element:INFO:	Scanning data phases
13:38:53:master:INFO:	Setting encoding mode SOS for groups [0], downlinks [2]
13:38:53:master:INFO:	Setting encoding mode K.28.1 for groups [0], downlinks [2]
13:38:58:setup_element:INFO:	Data phase scan results for group 0, downlink 2
13:38:58:setup_element:INFO:	Eye window for uplink 16: ________________________________XXXXXX__
Data delay found: 14
13:38:58:setup_element:INFO:	Eye window for uplink 17: _____________________________XXXXXX_____
Data delay found: 11
13:38:58:setup_element:INFO:	Eye window for uplink 18: ________________________________XXXXX___
Data delay found: 14
13:38:58:setup_element:INFO:	Eye window for uplink 19: _____________________________XXXXX______
Data delay found: 11
13:38:58:setup_element:INFO:	Eye window for uplink 20: ________________________________XXXXX___
Data delay found: 14
13:38:58:setup_element:INFO:	Eye window for uplink 21: _______________________________XXXXX____
Data delay found: 13
13:38:58:setup_element:INFO:	Eye window for uplink 22: X_________________________________XXXXXX
Data delay found: 17
13:38:58:setup_element:INFO:	Eye window for uplink 23: ______________________________XXXXXX____
Data delay found: 12
13:38:58:setup_element:INFO:	Eye window for uplink 24: _XXXXX_________________________________X
Data delay found: 22
13:38:58:setup_element:INFO:	Eye window for uplink 25: ____XXXXX_______________________________
Data delay found: 26
13:38:58:setup_element:INFO:	Eye window for uplink 26: ____XXXXXX______________________________
Data delay found: 26
13:38:58:setup_element:INFO:	Eye window for uplink 27: ________XXXXXXX_________________________
Data delay found: 31
13:38:58:setup_element:INFO:	Eye window for uplink 28: __________XXXXX_________________________
Data delay found: 32
13:38:58:setup_element:INFO:	Eye window for uplink 29: ____________XXXXXX______________________
Data delay found: 34
13:38:58:setup_element:INFO:	Eye window for uplink 30: ____________XXXXXX______________________
Data delay found: 34
13:38:58:setup_element:INFO:	Eye window for uplink 31: _____________XXXXX______________________
Data delay found: 35
13:38:58:setup_element:INFO:	Setting the data phase to 14 for uplink 16
13:38:58:setup_element:INFO:	Setting the data phase to 11 for uplink 17
13:38:58:setup_element:INFO:	Setting the data phase to 14 for uplink 18
13:38:58:setup_element:INFO:	Setting the data phase to 11 for uplink 19
13:38:58:setup_element:INFO:	Setting the data phase to 14 for uplink 20
13:38:58:setup_element:INFO:	Setting the data phase to 13 for uplink 21
13:38:58:setup_element:INFO:	Setting the data phase to 17 for uplink 22
13:38:58:setup_element:INFO:	Setting the data phase to 12 for uplink 23
13:38:58:setup_element:INFO:	Setting the data phase to 22 for uplink 24
13:38:58:setup_element:INFO:	Setting the data phase to 26 for uplink 25
13:38:58:setup_element:INFO:	Setting the data phase to 26 for uplink 26
13:38:58:setup_element:INFO:	Setting the data phase to 31 for uplink 27
13:38:58:setup_element:INFO:	Setting the data phase to 32 for uplink 28
13:38:58:setup_element:INFO:	Setting the data phase to 34 for uplink 29
13:38:58:setup_element:INFO:	Setting the data phase to 34 for uplink 30
13:38:58:setup_element:INFO:	Setting the data phase to 35 for uplink 31
13:38:58:setup_element:INFO:	Beginning SMX ASICs map scan
13:38:58:master:INFO:	Setting encoding mode SOS for groups [0], downlinks [2]
13:38:58:master:INFO:	Setting encoding mode K.28.1 for groups [0], downlinks [2]
13:38:58:master:INFO:	Setting encoding mode EOS for groups [0], downlinks [2]
13:38:58:master:INFO:	Setting encoding mode FRAME for groups [0], downlinks [2]
13:38:58:uplink:INFO:	Setting uplinks mask [16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]
13:38:58:setup_element:INFO:	Adding ASIC 0x0, ASIC uplink 0, uplink 23
13:38:58:setup_element:INFO:	Adding ASIC 0x0, ASIC uplink 1, uplink 22
13:38:58:setup_element:INFO:	Adding ASIC 0x1, ASIC uplink 0, uplink 30
13:38:58:setup_element:INFO:	Adding ASIC 0x1, ASIC uplink 1, uplink 31
13:38:58:setup_element:INFO:	Adding ASIC 0x2, ASIC uplink 0, uplink 21
13:38:58:setup_element:INFO:	Adding ASIC 0x2, ASIC uplink 1, uplink 20
13:38:59:setup_element:INFO:	Adding ASIC 0x3, ASIC uplink 0, uplink 28
13:38:59:setup_element:INFO:	Adding ASIC 0x3, ASIC uplink 1, uplink 29
13:38:59:setup_element:INFO:	Adding ASIC 0x4, ASIC uplink 0, uplink 19
13:38:59:setup_element:INFO:	Adding ASIC 0x4, ASIC uplink 1, uplink 18
13:38:59:setup_element:INFO:	Adding ASIC 0x5, ASIC uplink 0, uplink 26
13:38:59:setup_element:INFO:	Adding ASIC 0x5, ASIC uplink 1, uplink 27
13:38:59:setup_element:INFO:	Adding ASIC 0x6, ASIC uplink 0, uplink 17
13:38:59:setup_element:INFO:	Adding ASIC 0x6, ASIC uplink 1, uplink 16
13:38:59:setup_element:INFO:	Adding ASIC 0x7, ASIC uplink 0, uplink 24
13:38:59:setup_element:INFO:	Adding ASIC 0x7, ASIC uplink 1, uplink 25
13:39:01:setup_element:INFO:	Performing Elink synchronization
13:39:01:master:INFO:	Setting encoding mode SOS for groups [0], downlinks [2]
13:39:01:master:INFO:	Setting encoding mode K.28.1 for groups [0], downlinks [2]
13:39:01:master:INFO:	Setting encoding mode EOS for groups [0], downlinks [2]
13:39:01:master:INFO:	Setting encoding mode FRAME for groups [0], downlinks [2]
13:39:01:setup_element:INFO:	Writing SMX Elink masks for group 0, downlink 2
13:39:01:uplink:INFO:	Enabling uplinks [16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]
|_________________________________________________________________________|
_addr_|_upli_|_dwnli_|_grp_|_uplinks_|_#uplinks_|_uplinks_map_
 0   | [0]  |   2   |  0  |  [23]   |    2    | [(0, 23), (1, 22)]
 1   | [0]  |   2   |  0  |  [30]   |    2    | [(0, 30), (1, 31)]
 2   | [0]  |   2   |  0  |  [21]   |    2    | [(0, 21), (1, 20)]
 3   | [0]  |   2   |  0  |  [28]   |    2    | [(0, 28), (1, 29)]
 4   | [0]  |   2   |  0  |  [19]   |    2    | [(0, 19), (1, 18)]
 5   | [0]  |   2   |  0  |  [26]   |    2    | [(0, 26), (1, 27)]
 6   | [0]  |   2   |  0  |  [17]   |    2    | [(0, 17), (1, 16)]
 7   | [0]  |   2   |  0  |  [24]   |    2    | [(0, 24), (1, 25)]
|_________________________________________________________________________|
13:39:01:febtest:INFO:	Init all SMX (CSA): 30
13:39:18:febtest:INFO:	_Addr_|___________ASIC-ID_____________|_T_[C]_|_Vddm_[mV]_
13:39:19:febtest:INFO:	23-00 | XA-000-09-004-008-003-022-02 |  25.1 | 1201.0
13:39:19:febtest:INFO:	30-01 | XA-000-09-004-008-012-022-06 |  28.2 | 1195.1
13:39:19:febtest:INFO:	21-02 | XA-000-09-004-008-009-020-13 |  31.4 | 1189.2
13:39:19:febtest:INFO:	28-03 | XA-000-09-004-008-006-022-09 |  34.6 | 1165.6
13:39:20:febtest:INFO:	19-04 | XA-000-09-004-008-006-021-09 |  31.4 | 1183.3
13:39:20:febtest:INFO:	26-05 | XA-000-09-004-008-015-020-08 |  28.2 | 1195.1
13:39:20:febtest:INFO:	17-06 | XA-000-09-004-008-003-021-02 |  40.9 | 1147.8
13:39:20:febtest:INFO:	24-07 | XA-000-09-004-008-009-021-13 |  37.7 | 1171.5
13:39:21:febtest:INFO:	Set all CSA to ZERO
FEB type: B FEB_A: 0 FEB_B: 1
13:39:23:ST3_smx:INFO:	chip: 23-0 	 28.225000 C 	 1212.728715 mV
13:39:23:ST3_discr_histo:WARNING:	Not enough entries for fit!!!
13:39:23:ST3_discr_histo:WARNING:	Not enough entries for fit!!!
13:39:23:ST3_smx:INFO:		Electrons
13:39:23:ST3_smx:INFO:	# loops 0
13:39:25:ST3_smx:INFO:	# loops 1
13:39:27:ST3_smx:INFO:	# loops 2
13:39:29:ST3_smx:INFO:	Total # of broken channels: 0
13:39:29:ST3_smx:INFO:	List of broken channels: []
13:39:29:ST3_smx:INFO:	Total # of broken channels: 0
13:39:29:ST3_smx:INFO:	List of broken channels: []
13:39:31:ST3_smx:INFO:	chip: 30-1 	 28.225000 C 	 1206.851500 mV
13:39:31:ST3_discr_histo:WARNING:	Not enough entries for fit!!!
13:39:31:ST3_discr_histo:WARNING:	Not enough entries for fit!!!
13:39:31:ST3_smx:INFO:		Electrons
13:39:31:ST3_smx:INFO:	# loops 0
13:39:33:ST3_smx:INFO:	# loops 1
13:39:35:ST3_smx:INFO:	# loops 2
13:39:37:ST3_smx:INFO:	Total # of broken channels: 0
13:39:37:ST3_smx:INFO:	List of broken channels: []
13:39:37:ST3_smx:INFO:	Total # of broken channels: 0
13:39:37:ST3_smx:INFO:	List of broken channels: []
13:39:39:ST3_smx:INFO:	chip: 21-2 	 31.389742 C 	 1200.969315 mV
13:39:39:ST3_discr_histo:WARNING:	Not enough entries for fit!!!
13:39:39:ST3_discr_histo:WARNING:	Not enough entries for fit!!!
13:39:39:ST3_smx:INFO:		Electrons
13:39:39:ST3_smx:INFO:	# loops 0
13:39:41:ST3_smx:INFO:	# loops 1
13:39:43:ST3_smx:INFO:	# loops 2
13:39:45:ST3_smx:INFO:	Total # of broken channels: 0
13:39:45:ST3_smx:INFO:	List of broken channels: []
13:39:45:ST3_smx:INFO:	Total # of broken channels: 1
13:39:45:ST3_smx:INFO:	List of broken channels: [1]
13:39:46:ST3_smx:INFO:	chip: 28-3 	 37.726682 C 	 1183.292940 mV
13:39:46:ST3_discr_histo:WARNING:	Not enough entries for fit!!!
13:39:46:ST3_discr_histo:WARNING:	Not enough entries for fit!!!
13:39:46:ST3_smx:INFO:		Electrons
13:39:46:ST3_smx:INFO:	# loops 0
13:39:48:ST3_smx:INFO:	# loops 1
13:39:50:ST3_smx:INFO:	# loops 2
13:39:52:ST3_smx:INFO:	Total # of broken channels: 0
13:39:52:ST3_smx:INFO:	List of broken channels: []
13:39:52:ST3_smx:INFO:	Total # of broken channels: 0
13:39:52:ST3_smx:INFO:	List of broken channels: []
13:39:54:ST3_smx:INFO:	chip: 19-4 	 34.556970 C 	 1195.082160 mV
13:39:54:ST3_discr_histo:WARNING:	Not enough entries for fit!!!
13:39:54:ST3_discr_histo:WARNING:	Not enough entries for fit!!!
13:39:54:ST3_smx:INFO:		Electrons
13:39:54:ST3_smx:INFO:	# loops 0
13:39:56:ST3_smx:INFO:	# loops 1
13:39:58:ST3_smx:INFO:	# loops 2
13:40:01:ST3_smx:INFO:	Total # of broken channels: 0
13:40:01:ST3_smx:INFO:	List of broken channels: []
13:40:01:ST3_smx:INFO:	Total # of broken channels: 0
13:40:01:ST3_smx:INFO:	List of broken channels: []
13:40:02:ST3_smx:INFO:	chip: 26-5 	 28.225000 C 	 1212.728715 mV
13:40:02:ST3_discr_histo:WARNING:	Not enough entries for fit!!!
13:40:02:ST3_discr_histo:WARNING:	Not enough entries for fit!!!
13:40:02:ST3_smx:INFO:		Electrons
13:40:02:ST3_smx:INFO:	# loops 0
13:40:04:ST3_smx:INFO:	# loops 1
13:40:06:ST3_smx:INFO:	# loops 2
13:40:08:ST3_smx:INFO:	Total # of broken channels: 0
13:40:08:ST3_smx:INFO:	List of broken channels: []
13:40:08:ST3_smx:INFO:	Total # of broken channels: 1
13:40:08:ST3_smx:INFO:	List of broken channels: [51]
13:40:10:ST3_smx:INFO:	chip: 17-6 	 44.073563 C 	 1159.654860 mV
13:40:10:ST3_discr_histo:WARNING:	Not enough entries for fit!!!
13:40:10:ST3_discr_histo:WARNING:	Not enough entries for fit!!!
13:40:10:ST3_smx:INFO:		Electrons
13:40:10:ST3_smx:INFO:	# loops 0
13:40:12:ST3_smx:INFO:	# loops 1
13:40:14:ST3_smx:INFO:	# loops 2
13:40:16:ST3_smx:INFO:	Total # of broken channels: 0
13:40:16:ST3_smx:INFO:	List of broken channels: []
13:40:16:ST3_smx:INFO:	Total # of broken channels: 0
13:40:16:ST3_smx:INFO:	List of broken channels: []
13:40:18:ST3_smx:INFO:	chip: 24-7 	 40.898880 C 	 1177.390875 mV
13:40:18:ST3_discr_histo:WARNING:	Not enough entries for fit!!!
13:40:18:ST3_discr_histo:WARNING:	Not enough entries for fit!!!
13:40:18:ST3_smx:INFO:		Electrons
13:40:18:ST3_smx:INFO:	# loops 0
13:40:20:ST3_smx:INFO:	# loops 1
13:40:22:ST3_smx:INFO:	# loops 2
13:40:24:ST3_smx:INFO:	Total # of broken channels: 0
13:40:24:ST3_smx:INFO:	List of broken channels: []
13:40:24:ST3_smx:INFO:	Total # of broken channels: 0
13:40:24:ST3_smx:INFO:	List of broken channels: []
13:40:25:febtest:INFO:	_Addr_|___________ASIC-ID_____________|_T_[C]_|_Vddm_[mV]_
13:40:25:febtest:INFO:	23-00 | XA-000-09-004-008-003-022-02 |  28.2 | 1230.3
13:40:25:febtest:INFO:	30-01 | XA-000-09-004-008-012-022-06 |  31.4 | 1224.5
13:40:25:febtest:INFO:	21-02 | XA-000-09-004-008-009-020-13 |  34.6 | 1224.5
13:40:25:febtest:INFO:	28-03 | XA-000-09-004-008-006-022-09 |  37.7 | 1201.0
13:40:26:febtest:INFO:	19-04 | XA-000-09-004-008-006-021-09 |  34.6 | 1212.7
13:40:26:febtest:INFO:	26-05 | XA-000-09-004-008-015-020-08 |  31.4 | 1230.3
13:40:26:febtest:INFO:	17-06 | XA-000-09-004-008-003-021-02 |  44.1 | 1177.4
13:40:26:febtest:INFO:	24-07 | XA-000-09-004-008-009-021-13 |  40.9 | 1201.0
############################################################
#                   S U M M A R Y                          #
############################################################
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================

{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================

{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================

{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================

{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================

{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================

{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================

{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================

############################################################
#                   S U M M A R Y                          #
############################################################
TEST_NAME : FEB-Sensor
TEST_DATE : 25_05_21-13_38_37
OPERATOR  : Benjamin; 
SITE : KIT | SETUP : KIT_TEST_SETUP_1
------------------------------------------------------------
| FEB_SN : 4155| FEB_TYPE : 8.2| FEB_UPLINKS : 2| FEB_B
------------------------------------------------------------
SENSOR_ID:	28304

MODULE_NAME:	http://web-docs.gsi.de/~dtl-sts/?m=module&n=M8UR7T1011261A2

MODULE_TYPE:	
MODULE_LADDER:	
MODULE_MODULE:	
MODULE_SIZE:	0
MODULE_GRADE:	
------------------------------------------------------------
VI_before_Init : ['0.000', '0.0000', '0.000', '0.0000', '2.450', '1.4770', '1.849', '2.0410']
VI_after__Init : ['0.000', '0.0000', '0.000', '0.0000', '2.450', '2.0020', '1.850', '2.5930']
VI_at__the_End : ['0.000', '0.0000', '0.000', '0.0000', '2.450', '1.9730', '1.850', '0.5231']
Comment.txt