Go Back
FEB_4202 17.07.25 10:47:39
TextEdit.txt
10:47:39:ST3_Shared:INFO: oooooooooooooooooooooooooooooooooooooooooooooooooooooooooooo
10:47:39:ST3_Shared:INFO: FEB-Microcable
10:47:39:ST3_Shared:INFO: oooooooooooooooooooooooooooooooooooooooooooooooooooooooooooo
10:47:39:febtest:INFO: Testing FEB with SN 4202
10:47:41:smx_tester:INFO: Scanning setup
10:47:41:elinks:INFO: Disabling clock on downlink 0
10:47:41:elinks:INFO: Disabling clock on downlink 1
10:47:41:elinks:INFO: Disabling clock on downlink 2
10:47:41:elinks:INFO: Disabling clock on downlink 3
10:47:41:elinks:INFO: Disabling clock on downlink 4
10:47:41:setup_element:INFO: Checking SOS, encoding_mode: SOS
10:47:41:master:INFO: Setting encoding mode SOS for groups [0], downlinks [0]
10:47:41:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
10:47:41:elinks:INFO: Disabling clock on downlink 0
10:47:41:elinks:INFO: Disabling clock on downlink 1
10:47:41:elinks:INFO: Disabling clock on downlink 2
10:47:41:elinks:INFO: Disabling clock on downlink 3
10:47:41:elinks:INFO: Disabling clock on downlink 4
10:47:41:setup_element:INFO: Checking SOS, encoding_mode: SOS
10:47:41:master:INFO: Setting encoding mode SOS for groups [0], downlinks [1]
10:47:41:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
10:47:41:elinks:INFO: Disabling clock on downlink 0
10:47:41:elinks:INFO: Disabling clock on downlink 1
10:47:41:elinks:INFO: Disabling clock on downlink 2
10:47:41:elinks:INFO: Disabling clock on downlink 3
10:47:41:elinks:INFO: Disabling clock on downlink 4
10:47:41:setup_element:INFO: Checking SOS, encoding_mode: SOS
10:47:41:master:INFO: Setting encoding mode SOS for groups [0], downlinks [2]
10:47:41:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 16
10:47:41:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 17
10:47:41:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 18
10:47:41:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 19
10:47:41:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 20
10:47:41:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 21
10:47:41:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 22
10:47:41:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 23
10:47:41:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 24
10:47:41:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 25
10:47:41:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 26
10:47:41:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 27
10:47:41:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 28
10:47:41:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 29
10:47:41:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 30
10:47:41:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 31
10:47:41:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
10:47:41:elinks:INFO: Disabling clock on downlink 0
10:47:41:elinks:INFO: Disabling clock on downlink 1
10:47:41:elinks:INFO: Disabling clock on downlink 2
10:47:41:elinks:INFO: Disabling clock on downlink 3
10:47:41:elinks:INFO: Disabling clock on downlink 4
10:47:41:setup_element:INFO: Checking SOS, encoding_mode: SOS
10:47:41:master:INFO: Setting encoding mode SOS for groups [0], downlinks [3]
10:47:41:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
10:47:41:elinks:INFO: Disabling clock on downlink 0
10:47:41:elinks:INFO: Disabling clock on downlink 1
10:47:41:elinks:INFO: Disabling clock on downlink 2
10:47:41:elinks:INFO: Disabling clock on downlink 3
10:47:41:elinks:INFO: Disabling clock on downlink 4
10:47:41:setup_element:INFO: Checking SOS, encoding_mode: SOS
10:47:41:master:INFO: Setting encoding mode SOS for groups [0], downlinks [4]
10:47:41:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
10:47:41:setup_element:INFO: Scanning clock phase
10:47:41:master:INFO: Setting encoding mode SOS for groups [0], downlinks [2]
10:47:42:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [2]
10:47:42:setup_element:INFO: Clock phase scan results for group 0, downlink 2
10:47:42:setup_element:INFO: Eye window for uplink 16: _________________________________________________________________________XXXXX__
Clock Delay: 35
10:47:42:setup_element:INFO: Eye window for uplink 17: _________________________________________________________________________XXXXX__
Clock Delay: 35
10:47:42:setup_element:INFO: Eye window for uplink 18: _______________________________________________________________________XXXXXX___
Clock Delay: 33
10:47:42:setup_element:INFO: Eye window for uplink 19: _______________________________________________________________________XXXXXX___
Clock Delay: 33
10:47:42:setup_element:INFO: Eye window for uplink 20: _______________________________________________________________________XXXXXXX__
Clock Delay: 34
10:47:42:setup_element:INFO: Eye window for uplink 21: _______________________________________________________________________XXXXXXX__
Clock Delay: 34
10:47:42:setup_element:INFO: Eye window for uplink 22: ________________________________________________________________________XXXXXXX_
Clock Delay: 35
10:47:42:setup_element:INFO: Eye window for uplink 23: ________________________________________________________________________XXXXXXX_
Clock Delay: 35
10:47:42:setup_element:INFO: Eye window for uplink 24: _______________________________________________________________________XXXXXX___
Clock Delay: 33
10:47:42:setup_element:INFO: Eye window for uplink 25: _______________________________________________________________________XXXXXX___
Clock Delay: 33
10:47:42:setup_element:INFO: Eye window for uplink 26: ________________________________________________________________________XXXXX___
Clock Delay: 34
10:47:42:setup_element:INFO: Eye window for uplink 27: ________________________________________________________________________XXXXX___
Clock Delay: 34
10:47:42:setup_element:INFO: Eye window for uplink 28: _________________________________________________________________________XXXXXX_
Clock Delay: 35
10:47:42:setup_element:INFO: Eye window for uplink 29: _________________________________________________________________________XXXXXX_
Clock Delay: 35
10:47:42:setup_element:INFO: Eye window for uplink 30: ________________________________________________________________________XXXXXX__
Clock Delay: 34
10:47:42:setup_element:INFO: Eye window for uplink 31: ________________________________________________________________________XXXXXX__
Clock Delay: 34
10:47:42:setup_element:INFO: Setting the clock phase to 34 for group 0, downlink 2
10:47:42:setup_element:INFO: Scanning data phases
10:47:42:master:INFO: Setting encoding mode SOS for groups [0], downlinks [2]
10:47:42:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [2]
10:47:47:setup_element:INFO: Data phase scan results for group 0, downlink 2
10:47:47:setup_element:INFO: Eye window for uplink 16: XXXX__________________________________XX
Data delay found: 20
10:47:47:setup_element:INFO: Eye window for uplink 17: XXX__________________________________XXX
Data delay found: 19
10:47:47:setup_element:INFO: Eye window for uplink 18: ______XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
Data delay found: 2
10:47:47:setup_element:INFO: Eye window for uplink 19: ______XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
Data delay found: 2
10:47:47:setup_element:INFO: Eye window for uplink 20: XX___________________________________XXX
Data delay found: 19
10:47:47:setup_element:INFO: Eye window for uplink 21: XXX__________________________________XXX
Data delay found: 19
10:47:47:setup_element:INFO: Eye window for uplink 22: XX___________________________________XXX
Data delay found: 19
10:47:47:setup_element:INFO: Eye window for uplink 23: __________________________________XXXXX_
Data delay found: 16
10:47:47:setup_element:INFO: Eye window for uplink 24: ______XXXXXX____________________________
Data delay found: 28
10:47:47:setup_element:INFO: Eye window for uplink 25: ________XXXXX___________________________
Data delay found: 30
10:47:47:setup_element:INFO: Eye window for uplink 26: __________XXXXXX________________________
Data delay found: 32
10:47:47:setup_element:INFO: Eye window for uplink 27: ____________XXXXXXX_____________________
Data delay found: 35
10:47:47:setup_element:INFO: Eye window for uplink 28: _______________XXXXXX___________________
Data delay found: 37
10:47:47:setup_element:INFO: Eye window for uplink 29: _______________XXXXX____________________
Data delay found: 37
10:47:47:setup_element:INFO: Eye window for uplink 30: _______________XXXXXX___________________
Data delay found: 37
10:47:47:setup_element:INFO: Eye window for uplink 31: ______________XXXXX_____________________
Data delay found: 36
10:47:47:setup_element:INFO: Setting the data phase to 20 for uplink 16
10:47:47:setup_element:INFO: Setting the data phase to 19 for uplink 17
10:47:47:setup_element:INFO: Setting the data phase to 2 for uplink 18
10:47:47:setup_element:INFO: Setting the data phase to 2 for uplink 19
10:47:47:setup_element:INFO: Setting the data phase to 19 for uplink 20
10:47:47:setup_element:INFO: Setting the data phase to 19 for uplink 21
10:47:47:setup_element:INFO: Setting the data phase to 19 for uplink 22
10:47:47:setup_element:INFO: Setting the data phase to 16 for uplink 23
10:47:47:setup_element:INFO: Setting the data phase to 28 for uplink 24
10:47:47:setup_element:INFO: Setting the data phase to 30 for uplink 25
10:47:47:setup_element:INFO: Setting the data phase to 32 for uplink 26
10:47:47:setup_element:INFO: Setting the data phase to 35 for uplink 27
10:47:47:setup_element:INFO: Setting the data phase to 37 for uplink 28
10:47:47:setup_element:INFO: Setting the data phase to 37 for uplink 29
10:47:47:setup_element:INFO: Setting the data phase to 37 for uplink 30
10:47:47:setup_element:INFO: Setting the data phase to 36 for uplink 31
10:47:47:setup_element:INFO: Beginning SMX ASICs map scan
10:47:47:master:INFO: Setting encoding mode SOS for groups [0], downlinks [2]
10:47:47:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [2]
10:47:47:master:INFO: Setting encoding mode EOS for groups [0], downlinks [2]
10:47:47:master:INFO: Setting encoding mode FRAME for groups [0], downlinks [2]
10:47:47:uplink:INFO: Setting uplinks mask [16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]
10:47:47:setup_element:INFO: Adding ASIC 0x0, ASIC uplink 0, uplink 23
10:47:47:setup_element:INFO: Adding ASIC 0x0, ASIC uplink 1, uplink 22
10:47:47:setup_element:INFO: Adding ASIC 0x1, ASIC uplink 0, uplink 30
10:47:47:setup_element:INFO: Adding ASIC 0x1, ASIC uplink 1, uplink 31
10:47:48:setup_element:INFO: Adding ASIC 0x2, ASIC uplink 0, uplink 21
10:47:48:setup_element:INFO: Adding ASIC 0x2, ASIC uplink 1, uplink 20
10:47:48:setup_element:INFO: Adding ASIC 0x3, ASIC uplink 0, uplink 28
10:47:48:setup_element:INFO: Adding ASIC 0x3, ASIC uplink 1, uplink 29
10:47:48:setup_element:INFO: Adding ASIC 0x4, ASIC uplink 0, uplink 19
10:47:48:setup_element:INFO: Adding ASIC 0x4, ASIC uplink 1, uplink 18
10:47:48:setup_element:INFO: Adding ASIC 0x5, ASIC uplink 0, uplink 26
10:47:48:setup_element:INFO: Adding ASIC 0x5, ASIC uplink 1, uplink 27
10:47:48:setup_element:INFO: Adding ASIC 0x6, ASIC uplink 0, uplink 17
10:47:48:setup_element:INFO: Adding ASIC 0x6, ASIC uplink 1, uplink 16
10:47:48:setup_element:INFO: Adding ASIC 0x7, ASIC uplink 0, uplink 24
10:47:48:setup_element:INFO: Adding ASIC 0x7, ASIC uplink 1, uplink 25
10:47:50:setup_element:INFO: Performing Elink synchronization
10:47:50:master:INFO: Setting encoding mode SOS for groups [0], downlinks [2]
10:47:50:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [2]
10:47:50:master:INFO: Setting encoding mode EOS for groups [0], downlinks [2]
10:47:50:master:INFO: Setting encoding mode FRAME for groups [0], downlinks [2]
10:47:50:setup_element:INFO: Writing SMX Elink masks for group 0, downlink 2
10:47:50:uplink:INFO: Enabling uplinks [16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]
|_________________________________________________________________________|
_addr_|_upli_|_dwnli_|_grp_|_uplinks_|_#uplinks_|_uplinks_map_
0 | [0] | 2 | 0 | [23] | 2 | [(0, 23), (1, 22)]
1 | [0] | 2 | 0 | [30] | 2 | [(0, 30), (1, 31)]
2 | [0] | 2 | 0 | [21] | 2 | [(0, 21), (1, 20)]
3 | [0] | 2 | 0 | [28] | 2 | [(0, 28), (1, 29)]
4 | [0] | 2 | 0 | [19] | 2 | [(0, 19), (1, 18)]
5 | [0] | 2 | 0 | [26] | 2 | [(0, 26), (1, 27)]
6 | [0] | 2 | 0 | [17] | 2 | [(0, 17), (1, 16)]
7 | [0] | 2 | 0 | [24] | 2 | [(0, 24), (1, 25)]
|_________________________________________________________________________|
10:47:51:febtest:INFO: Init all SMX (CSA): 30
10:48:06:febtest:INFO: _Addr_|___________ASIC-ID_____________|_T_[C]_|_Vddm_[mV]_
10:48:07:febtest:INFO: 23-00 | XA-000-09-004-037-009-004-01 | 28.2 | 1189.2
10:48:07:febtest:INFO: 30-01 | XA-000-09-004-037-006-006-05 | 37.7 | 1159.7
10:48:07:febtest:INFO: 21-02 | XA-000-09-004-037-012-005-10 | 28.2 | 1195.1
10:48:07:febtest:INFO: 28-03 | XA-000-09-004-037-012-004-10 | 28.2 | 1201.0
10:48:08:febtest:INFO: 19-04 | XA-000-09-004-037-012-006-10 | 28.2 | 1195.1
10:48:08:febtest:INFO: 26-05 | XA-000-09-004-037-015-005-04 | 34.6 | 1177.4
10:48:08:febtest:INFO: 17-06 | XA-000-09-004-037-006-004-05 | 34.6 | 1183.3
10:48:08:febtest:INFO: 24-07 | XA-000-09-004-037-015-006-04 | 34.6 | 1171.5
10:48:09:febtest:INFO: Set all CSA to ZERO
FEB type: B FEB_A: 0 FEB_B: 1
10:48:11:ST3_smx:INFO: chip: 23-0 28.225000 C 1200.969315 mV
10:48:11:ST3_discr_histo:WARNING: Not enough entries for fit!!!
10:48:11:ST3_discr_histo:WARNING: Not enough entries for fit!!!
10:48:11:ST3_smx:INFO: Electrons
10:48:11:ST3_smx:INFO: # loops 0
10:48:13:ST3_smx:INFO: # loops 1
10:48:15:ST3_smx:INFO: # loops 2
10:48:16:ST3_smx:INFO: Total # of broken channels: 0
10:48:16:ST3_smx:INFO: List of broken channels: []
10:48:16:ST3_smx:INFO: Total # of broken channels: 0
10:48:16:ST3_smx:INFO: List of broken channels: []
10:48:18:ST3_smx:INFO: chip: 30-1 37.726682 C 1171.483840 mV
10:48:18:ST3_discr_histo:WARNING: Not enough entries for fit!!!
10:48:18:ST3_discr_histo:WARNING: Not enough entries for fit!!!
10:48:18:ST3_smx:INFO: Electrons
10:48:18:ST3_smx:INFO: # loops 0
10:48:20:ST3_smx:INFO: # loops 1
10:48:22:ST3_smx:INFO: # loops 2
10:48:23:ST3_smx:INFO: Total # of broken channels: 0
10:48:23:ST3_smx:INFO: List of broken channels: []
10:48:23:ST3_smx:INFO: Total # of broken channels: 0
10:48:23:ST3_smx:INFO: List of broken channels: []
10:48:25:ST3_smx:INFO: chip: 21-2 28.225000 C 1206.851500 mV
10:48:25:ST3_discr_histo:WARNING: Not enough entries for fit!!!
10:48:25:ST3_discr_histo:WARNING: Not enough entries for fit!!!
10:48:25:ST3_smx:INFO: Electrons
10:48:25:ST3_smx:INFO: # loops 0
10:48:27:ST3_smx:INFO: # loops 1
10:48:29:ST3_smx:INFO: # loops 2
10:48:30:ST3_smx:INFO: Total # of broken channels: 0
10:48:30:ST3_smx:INFO: List of broken channels: []
10:48:30:ST3_smx:INFO: Total # of broken channels: 0
10:48:30:ST3_smx:INFO: List of broken channels: []
10:48:32:ST3_smx:INFO: chip: 28-3 25.062742 C 1218.600960 mV
10:48:32:ST3_discr_histo:WARNING: Not enough entries for fit!!!
10:48:32:ST3_discr_histo:WARNING: Not enough entries for fit!!!
10:48:32:ST3_smx:INFO: Electrons
10:48:32:ST3_smx:INFO: # loops 0
10:48:34:ST3_smx:INFO: # loops 1
10:48:36:ST3_smx:INFO: # loops 2
10:48:37:ST3_smx:INFO: Total # of broken channels: 0
10:48:37:ST3_smx:INFO: List of broken channels: []
10:48:37:ST3_smx:INFO: Total # of broken channels: 0
10:48:37:ST3_smx:INFO: List of broken channels: []
10:48:39:ST3_smx:INFO: chip: 19-4 31.389742 C 1206.851500 mV
10:48:39:ST3_discr_histo:WARNING: Not enough entries for fit!!!
10:48:39:ST3_discr_histo:WARNING: Not enough entries for fit!!!
10:48:39:ST3_smx:INFO: Electrons
10:48:39:ST3_smx:INFO: # loops 0
10:48:41:ST3_smx:INFO: # loops 1
10:48:43:ST3_smx:INFO: # loops 2
10:48:44:ST3_smx:INFO: Total # of broken channels: 0
10:48:44:ST3_smx:INFO: List of broken channels: []
10:48:44:ST3_smx:INFO: Total # of broken channels: 1
10:48:44:ST3_smx:INFO: List of broken channels: [98]
10:48:46:ST3_smx:INFO: chip: 26-5 34.556970 C 1189.190035 mV
10:48:46:ST3_discr_histo:WARNING: Not enough entries for fit!!!
10:48:46:ST3_discr_histo:WARNING: Not enough entries for fit!!!
10:48:46:ST3_smx:INFO: Electrons
10:48:46:ST3_smx:INFO: # loops 0
10:48:48:ST3_smx:INFO: # loops 1
10:48:50:ST3_smx:INFO: # loops 2
10:48:52:ST3_smx:INFO: Total # of broken channels: 0
10:48:52:ST3_smx:INFO: List of broken channels: []
10:48:52:ST3_smx:INFO: Total # of broken channels: 0
10:48:52:ST3_smx:INFO: List of broken channels: []
10:48:53:ST3_smx:INFO: chip: 17-6 34.556970 C 1195.082160 mV
10:48:53:ST3_discr_histo:WARNING: Not enough entries for fit!!!
10:48:53:ST3_discr_histo:WARNING: Not enough entries for fit!!!
10:48:53:ST3_smx:INFO: Electrons
10:48:53:ST3_smx:INFO: # loops 0
10:48:55:ST3_smx:INFO: # loops 1
10:48:57:ST3_smx:INFO: # loops 2
10:48:59:ST3_smx:INFO: Total # of broken channels: 0
10:48:59:ST3_smx:INFO: List of broken channels: []
10:48:59:ST3_smx:INFO: Total # of broken channels: 0
10:48:59:ST3_smx:INFO: List of broken channels: []
10:49:00:ST3_smx:INFO: chip: 24-7 37.726682 C 1183.292940 mV
10:49:00:ST3_discr_histo:WARNING: Not enough entries for fit!!!
10:49:00:ST3_discr_histo:WARNING: Not enough entries for fit!!!
10:49:00:ST3_smx:INFO: Electrons
10:49:00:ST3_smx:INFO: # loops 0
10:49:02:ST3_smx:INFO: # loops 1
10:49:04:ST3_smx:INFO: # loops 2
10:49:06:ST3_smx:INFO: Total # of broken channels: 0
10:49:06:ST3_smx:INFO: List of broken channels: []
10:49:06:ST3_smx:INFO: Total # of broken channels: 0
10:49:06:ST3_smx:INFO: List of broken channels: []
10:49:06:febtest:INFO: _Addr_|___________ASIC-ID_____________|_T_[C]_|_Vddm_[mV]_
10:49:06:febtest:INFO: 23-00 | XA-000-09-004-037-009-004-01 | 31.4 | 1224.5
10:49:06:febtest:INFO: 30-01 | XA-000-09-004-037-006-006-05 | 40.9 | 1201.0
10:49:07:febtest:INFO: 21-02 | XA-000-09-004-037-012-005-10 | 31.4 | 1224.5
10:49:07:febtest:INFO: 28-03 | XA-000-09-004-037-012-004-10 | 28.2 | 1236.2
10:49:07:febtest:INFO: 19-04 | XA-000-09-004-037-012-006-10 | 34.6 | 1224.5
10:49:07:febtest:INFO: 26-05 | XA-000-09-004-037-015-005-04 | 34.6 | 1212.7
10:49:07:febtest:INFO: 17-06 | XA-000-09-004-037-006-004-05 | 37.7 | 1224.5
10:49:08:febtest:INFO: 24-07 | XA-000-09-004-037-015-006-04 | 40.9 | 1206.9
############################################################
# S U M M A R Y #
############################################################
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
############################################################
# S U M M A R Y #
############################################################
TEST_NAME : FEB-Microcable
TEST_DATE : 25_07_17-10_47_39
OPERATOR : Benjamin;
SITE : KIT | SETUP : KIT_TEST_SETUP_1
------------------------------------------------------------
| FEB_SN : 4202| FEB_TYPE : 8.2| FEB_UPLINKS : 2| FEB_B
------------------------------------------------------------
------------------------------------------------------------
VI_before_Init : ['0.000', '0.0000', '0.000', '0.0000', '2.450', '1.6010', '1.847', '2.5860']
VI_after__Init : ['0.000', '0.0000', '0.000', '0.0000', '2.450', '2.0160', '1.850', '2.5520']
VI_at__the_End : ['0.000', '0.0000', '0.000', '0.0000', '2.450', '1.9800', '1.850', '0.5206']