Return Icon Go Back
GSI
KIT
Previous FEB
Previous test
Next test
Next FEB
LDO/GSI
LDO/KIT

FEB_4205    24.07.25 14:09:20

link: XA-000-09-004-037-011-007-02
SMX_0
...SMX_0.root
link: XA-000-09-004-037-014-011-09
SMX_2
...SMX_2.root
link: XA-000-09-004-037-011-011-02
SMX_4
...SMX_4.root
link: XA-000-09-004-037-011-012-02
SMX_6
...SMX_6.root
link: XA-000-09-004-037-017-007-01
SMX_1
...SMX_1.root
link: XA-000-09-004-037-008-007-12
SMX_3
...SMX_3.root
link: XA-000-09-004-037-008-005-12
SMX_5
...SMX_5.root
link: XA-000-09-004-037-014-007-09
SMX_7
...SMX_7.root
link: XA-000-09-004-037-014-007-09
VddmCSAstatus.png
...VddmCSAstatus.root
TextEdit.txt 
            14:09:20:ST3_Shared:INFO:	oooooooooooooooooooooooooooooooooooooooooooooooooooooooooooo
14:09:20:ST3_Shared:INFO:	                         FEB-Sensor                         
14:09:20:ST3_Shared:INFO:	oooooooooooooooooooooooooooooooooooooooooooooooooooooooooooo
14:09:44:ST3_ModuleSelector:INFO:	http://web-docs.gsi.de/~dtl-sts/?m=module&n=M8UR5T1011231A2

14:09:44:ST3_ModuleSelector:INFO:	25313

14:09:44:febtest:INFO:	Testing FEB with SN 4205
14:09:46:smx_tester:INFO:	Scanning setup
14:09:46:elinks:INFO:	Disabling clock on downlink 0
14:09:46:elinks:INFO:	Disabling clock on downlink 1
14:09:46:elinks:INFO:	Disabling clock on downlink 2
14:09:46:elinks:INFO:	Disabling clock on downlink 3
14:09:46:elinks:INFO:	Disabling clock on downlink 4
14:09:46:setup_element:INFO:	Checking SOS, encoding_mode: SOS
14:09:46:master:INFO:	Setting encoding mode SOS for groups [0], downlinks [0]
14:09:46:setup_element:INFO:	Reassigning uplinks to uplinks which passed SOS detection
14:09:46:elinks:INFO:	Disabling clock on downlink 0
14:09:46:elinks:INFO:	Disabling clock on downlink 1
14:09:46:elinks:INFO:	Disabling clock on downlink 2
14:09:46:elinks:INFO:	Disabling clock on downlink 3
14:09:46:elinks:INFO:	Disabling clock on downlink 4
14:09:46:setup_element:INFO:	Checking SOS, encoding_mode: SOS
14:09:46:master:INFO:	Setting encoding mode SOS for groups [0], downlinks [1]
14:09:46:setup_element:INFO:	Reassigning uplinks to uplinks which passed SOS detection
14:09:46:elinks:INFO:	Disabling clock on downlink 0
14:09:46:elinks:INFO:	Disabling clock on downlink 1
14:09:46:elinks:INFO:	Disabling clock on downlink 2
14:09:46:elinks:INFO:	Disabling clock on downlink 3
14:09:46:elinks:INFO:	Disabling clock on downlink 4
14:09:46:setup_element:INFO:	Checking SOS, encoding_mode: SOS
14:09:46:master:INFO:	Setting encoding mode SOS for groups [0], downlinks [2]
14:09:46:setup_element:INFO:	SOS detected for group 0, downlink 2, uplink 16
14:09:46:setup_element:INFO:	SOS detected for group 0, downlink 2, uplink 17
14:09:46:setup_element:INFO:	SOS detected for group 0, downlink 2, uplink 18
14:09:46:setup_element:INFO:	SOS detected for group 0, downlink 2, uplink 19
14:09:46:setup_element:INFO:	SOS detected for group 0, downlink 2, uplink 20
14:09:46:setup_element:INFO:	SOS detected for group 0, downlink 2, uplink 21
14:09:46:setup_element:INFO:	SOS detected for group 0, downlink 2, uplink 22
14:09:46:setup_element:INFO:	SOS detected for group 0, downlink 2, uplink 23
14:09:46:setup_element:INFO:	SOS detected for group 0, downlink 2, uplink 24
14:09:46:setup_element:INFO:	SOS detected for group 0, downlink 2, uplink 25
14:09:46:setup_element:INFO:	SOS detected for group 0, downlink 2, uplink 26
14:09:46:setup_element:INFO:	SOS detected for group 0, downlink 2, uplink 27
14:09:46:setup_element:INFO:	SOS detected for group 0, downlink 2, uplink 28
14:09:46:setup_element:INFO:	SOS detected for group 0, downlink 2, uplink 29
14:09:46:setup_element:INFO:	SOS detected for group 0, downlink 2, uplink 30
14:09:46:setup_element:INFO:	SOS detected for group 0, downlink 2, uplink 31
14:09:46:setup_element:INFO:	Reassigning uplinks to uplinks which passed SOS detection
14:09:46:elinks:INFO:	Disabling clock on downlink 0
14:09:46:elinks:INFO:	Disabling clock on downlink 1
14:09:46:elinks:INFO:	Disabling clock on downlink 2
14:09:46:elinks:INFO:	Disabling clock on downlink 3
14:09:46:elinks:INFO:	Disabling clock on downlink 4
14:09:46:setup_element:INFO:	Checking SOS, encoding_mode: SOS
14:09:46:master:INFO:	Setting encoding mode SOS for groups [0], downlinks [3]
14:09:46:setup_element:INFO:	Reassigning uplinks to uplinks which passed SOS detection
14:09:46:elinks:INFO:	Disabling clock on downlink 0
14:09:46:elinks:INFO:	Disabling clock on downlink 1
14:09:46:elinks:INFO:	Disabling clock on downlink 2
14:09:46:elinks:INFO:	Disabling clock on downlink 3
14:09:46:elinks:INFO:	Disabling clock on downlink 4
14:09:46:setup_element:INFO:	Checking SOS, encoding_mode: SOS
14:09:46:master:INFO:	Setting encoding mode SOS for groups [0], downlinks [4]
14:09:46:setup_element:INFO:	Reassigning uplinks to uplinks which passed SOS detection
14:09:46:setup_element:INFO:	Scanning clock phase
14:09:46:master:INFO:	Setting encoding mode SOS for groups [0], downlinks [2]
14:09:46:master:INFO:	Setting encoding mode K.28.1 for groups [0], downlinks [2]
14:09:47:setup_element:INFO:	Clock phase scan results for group 0, downlink 2
14:09:47:setup_element:INFO:	Eye window for uplink 16: ________________________________________________________________________XXXXX___
Clock Delay: 34
14:09:47:setup_element:INFO:	Eye window for uplink 17: ________________________________________________________________________XXXXX___
Clock Delay: 34
14:09:47:setup_element:INFO:	Eye window for uplink 18: ________________________________________________________________________XXXXX___
Clock Delay: 34
14:09:47:setup_element:INFO:	Eye window for uplink 19: ________________________________________________________________________XXXXX___
Clock Delay: 34
14:09:47:setup_element:INFO:	Eye window for uplink 20: ________________________________________________________________________XXXXX___
Clock Delay: 34
14:09:47:setup_element:INFO:	Eye window for uplink 21: ________________________________________________________________________XXXXX___
Clock Delay: 34
14:09:47:setup_element:INFO:	Eye window for uplink 22: _______________________________________________________________________XXXXXXX__
Clock Delay: 34
14:09:47:setup_element:INFO:	Eye window for uplink 23: _______________________________________________________________________XXXXXXX__
Clock Delay: 34
14:09:47:setup_element:INFO:	Eye window for uplink 24: _______________________________________________________________________XXXXXX___
Clock Delay: 33
14:09:47:setup_element:INFO:	Eye window for uplink 25: _______________________________________________________________________XXXXXX___
Clock Delay: 33
14:09:47:setup_element:INFO:	Eye window for uplink 26: ________________________________________________________________________XXXXXX__
Clock Delay: 34
14:09:47:setup_element:INFO:	Eye window for uplink 27: ________________________________________________________________________XXXXXX__
Clock Delay: 34
14:09:47:setup_element:INFO:	Eye window for uplink 28: _________________________________________________________________________XXXX___
Clock Delay: 34
14:09:47:setup_element:INFO:	Eye window for uplink 29: _________________________________________________________________________XXXX___
Clock Delay: 34
14:09:47:setup_element:INFO:	Eye window for uplink 30: ___________________________________________________________________________XXXXX
Clock Delay: 37
14:09:47:setup_element:INFO:	Eye window for uplink 31: ___________________________________________________________________________XXXXX
Clock Delay: 37
14:09:47:setup_element:INFO:	Setting the clock phase to 35 for group 0, downlink 2
14:09:47:setup_element:INFO:	Scanning data phases
14:09:47:master:INFO:	Setting encoding mode SOS for groups [0], downlinks [2]
14:09:47:master:INFO:	Setting encoding mode K.28.1 for groups [0], downlinks [2]
14:09:52:setup_element:INFO:	Data phase scan results for group 0, downlink 2
14:09:52:setup_element:INFO:	Eye window for uplink 16: ________________________________XXXXX___
Data delay found: 14
14:09:52:setup_element:INFO:	Eye window for uplink 17: _______________________________XXXXX____
Data delay found: 13
14:09:52:setup_element:INFO:	Eye window for uplink 18: ___________________________________XXXX_
Data delay found: 16
14:09:52:setup_element:INFO:	Eye window for uplink 19: __________________________________XXXXX_
Data delay found: 16
14:09:52:setup_element:INFO:	Eye window for uplink 20: __________________________________XXXX__
Data delay found: 15
14:09:52:setup_element:INFO:	Eye window for uplink 21: X__________________________________XXXXX
Data delay found: 17
14:09:52:setup_element:INFO:	Eye window for uplink 22: ___________________________________XXXX_
Data delay found: 16
14:09:52:setup_element:INFO:	Eye window for uplink 23: ________________________________XXXXX___
Data delay found: 14
14:09:52:setup_element:INFO:	Eye window for uplink 24: ______XXXXXX____________________________
Data delay found: 28
14:09:52:setup_element:INFO:	Eye window for uplink 25: ________XXXXXX__________________________
Data delay found: 30
14:09:52:setup_element:INFO:	Eye window for uplink 26: ________XXXXXXX_________________________
Data delay found: 31
14:09:52:setup_element:INFO:	Eye window for uplink 27: __________XXXXXXXX______________________
Data delay found: 33
14:09:52:setup_element:INFO:	Eye window for uplink 28: _____________XXXXXX_____________________
Data delay found: 35
14:09:52:setup_element:INFO:	Eye window for uplink 29: _____________XXXXX______________________
Data delay found: 35
14:09:52:setup_element:INFO:	Eye window for uplink 30: __________________XXXXXX________________
Data delay found: 0
14:09:52:setup_element:INFO:	Eye window for uplink 31: __________________XXXXX_________________
Data delay found: 0
14:09:52:setup_element:INFO:	Setting the data phase to 14 for uplink 16
14:09:52:setup_element:INFO:	Setting the data phase to 13 for uplink 17
14:09:52:setup_element:INFO:	Setting the data phase to 16 for uplink 18
14:09:52:setup_element:INFO:	Setting the data phase to 16 for uplink 19
14:09:52:setup_element:INFO:	Setting the data phase to 15 for uplink 20
14:09:52:setup_element:INFO:	Setting the data phase to 17 for uplink 21
14:09:52:setup_element:INFO:	Setting the data phase to 16 for uplink 22
14:09:52:setup_element:INFO:	Setting the data phase to 14 for uplink 23
14:09:52:setup_element:INFO:	Setting the data phase to 28 for uplink 24
14:09:52:setup_element:INFO:	Setting the data phase to 30 for uplink 25
14:09:52:setup_element:INFO:	Setting the data phase to 31 for uplink 26
14:09:52:setup_element:INFO:	Setting the data phase to 33 for uplink 27
14:09:52:setup_element:INFO:	Setting the data phase to 35 for uplink 28
14:09:52:setup_element:INFO:	Setting the data phase to 35 for uplink 29
14:09:52:setup_element:INFO:	Setting the data phase to 0 for uplink 30
14:09:52:setup_element:INFO:	Setting the data phase to 0 for uplink 31
14:09:52:setup_element:INFO:	Beginning SMX ASICs map scan
14:09:52:master:INFO:	Setting encoding mode SOS for groups [0], downlinks [2]
14:09:52:master:INFO:	Setting encoding mode K.28.1 for groups [0], downlinks [2]
14:09:52:master:INFO:	Setting encoding mode EOS for groups [0], downlinks [2]
14:09:52:master:INFO:	Setting encoding mode FRAME for groups [0], downlinks [2]
14:09:52:uplink:INFO:	Setting uplinks mask [16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]
14:09:52:setup_element:INFO:	Adding ASIC 0x0, ASIC uplink 0, uplink 23
14:09:52:setup_element:INFO:	Adding ASIC 0x0, ASIC uplink 1, uplink 22
14:09:52:setup_element:INFO:	Adding ASIC 0x1, ASIC uplink 0, uplink 30
14:09:52:setup_element:INFO:	Adding ASIC 0x1, ASIC uplink 1, uplink 31
14:09:52:setup_element:INFO:	Adding ASIC 0x2, ASIC uplink 0, uplink 21
14:09:52:setup_element:INFO:	Adding ASIC 0x2, ASIC uplink 1, uplink 20
14:09:52:setup_element:INFO:	Adding ASIC 0x3, ASIC uplink 0, uplink 28
14:09:52:setup_element:INFO:	Adding ASIC 0x3, ASIC uplink 1, uplink 29
14:09:53:setup_element:INFO:	Adding ASIC 0x4, ASIC uplink 0, uplink 19
14:09:53:setup_element:INFO:	Adding ASIC 0x4, ASIC uplink 1, uplink 18
14:09:53:setup_element:INFO:	Adding ASIC 0x5, ASIC uplink 0, uplink 26
14:09:53:setup_element:INFO:	Adding ASIC 0x5, ASIC uplink 1, uplink 27
14:09:53:setup_element:INFO:	Adding ASIC 0x6, ASIC uplink 0, uplink 17
14:09:53:setup_element:INFO:	Adding ASIC 0x6, ASIC uplink 1, uplink 16
14:09:53:setup_element:INFO:	Adding ASIC 0x7, ASIC uplink 0, uplink 24
14:09:53:setup_element:INFO:	Adding ASIC 0x7, ASIC uplink 1, uplink 25
14:09:54:setup_element:INFO:	Performing Elink synchronization
14:09:54:master:INFO:	Setting encoding mode SOS for groups [0], downlinks [2]
14:09:54:master:INFO:	Setting encoding mode K.28.1 for groups [0], downlinks [2]
14:09:54:master:INFO:	Setting encoding mode EOS for groups [0], downlinks [2]
14:09:55:master:INFO:	Setting encoding mode FRAME for groups [0], downlinks [2]
14:09:55:setup_element:INFO:	Writing SMX Elink masks for group 0, downlink 2
14:09:55:uplink:INFO:	Enabling uplinks [16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]
|_________________________________________________________________________|
_addr_|_upli_|_dwnli_|_grp_|_uplinks_|_#uplinks_|_uplinks_map_
 0   | [0]  |   2   |  0  |  [23]   |    2    | [(0, 23), (1, 22)]
 1   | [0]  |   2   |  0  |  [30]   |    2    | [(0, 30), (1, 31)]
 2   | [0]  |   2   |  0  |  [21]   |    2    | [(0, 21), (1, 20)]
 3   | [0]  |   2   |  0  |  [28]   |    2    | [(0, 28), (1, 29)]
 4   | [0]  |   2   |  0  |  [19]   |    2    | [(0, 19), (1, 18)]
 5   | [0]  |   2   |  0  |  [26]   |    2    | [(0, 26), (1, 27)]
 6   | [0]  |   2   |  0  |  [17]   |    2    | [(0, 17), (1, 16)]
 7   | [0]  |   2   |  0  |  [24]   |    2    | [(0, 24), (1, 25)]
|_________________________________________________________________________|
14:09:55:febtest:INFO:	Init all SMX (CSA): 30
14:10:11:febtest:INFO:	_Addr_|___________ASIC-ID_____________|_T_[C]_|_Vddm_[mV]_
14:10:11:febtest:INFO:	23-00 | XA-000-09-004-037-011-007-02 |  34.6 | 1159.7
14:10:11:febtest:INFO:	30-01 | XA-000-09-004-037-017-007-01 |  31.4 | 1183.3
14:10:11:febtest:INFO:	21-02 | XA-000-09-004-037-014-011-09 |  25.1 | 1206.9
14:10:12:febtest:INFO:	28-03 | XA-000-09-004-037-008-007-12 |  28.2 | 1189.2
14:10:12:febtest:INFO:	19-04 | XA-000-09-004-037-011-011-02 |  34.6 | 1171.5
14:10:12:febtest:INFO:	26-05 | XA-000-09-004-037-008-005-12 |  18.7 | 1230.3
14:10:12:febtest:INFO:	17-06 | XA-000-09-004-037-011-012-02 |  31.4 | 1183.3
14:10:12:febtest:INFO:	24-07 | XA-000-09-004-037-014-007-09 |  31.4 | 1177.4
14:10:13:febtest:INFO:	Set all CSA to ZERO
FEB type: B FEB_A: 0 FEB_B: 1
14:10:15:ST3_smx:INFO:	chip: 23-0 	 34.556970 C 	 1171.483840 mV
14:10:15:ST3_discr_histo:WARNING:	Not enough entries for fit!!!
14:10:15:ST3_discr_histo:WARNING:	Not enough entries for fit!!!
14:10:15:ST3_smx:INFO:		Electrons
14:10:15:ST3_smx:INFO:	# loops 0
14:10:17:ST3_smx:INFO:	# loops 1
14:10:18:ST3_smx:INFO:	# loops 2
14:10:20:ST3_smx:INFO:	Total # of broken channels: 0
14:10:20:ST3_smx:INFO:	List of broken channels: []
14:10:20:ST3_smx:INFO:	Total # of broken channels: 1
14:10:20:ST3_smx:INFO:	List of broken channels: [26]
14:10:22:ST3_smx:INFO:	chip: 30-1 	 31.389742 C 	 1195.082160 mV
14:10:22:ST3_discr_histo:WARNING:	Not enough entries for fit!!!
14:10:22:ST3_discr_histo:WARNING:	Not enough entries for fit!!!
14:10:22:ST3_smx:INFO:		Electrons
14:10:22:ST3_smx:INFO:	# loops 0
14:10:23:ST3_smx:INFO:	# loops 1
14:10:25:ST3_smx:INFO:	# loops 2
14:10:26:ST3_smx:INFO:	Total # of broken channels: 0
14:10:26:ST3_smx:INFO:	List of broken channels: []
14:10:26:ST3_smx:INFO:	Total # of broken channels: 0
14:10:26:ST3_smx:INFO:	List of broken channels: []
14:10:28:ST3_smx:INFO:	chip: 21-2 	 28.225000 C 	 1218.600960 mV
14:10:28:ST3_discr_histo:WARNING:	Not enough entries for fit!!!
14:10:28:ST3_discr_histo:WARNING:	Not enough entries for fit!!!
14:10:28:ST3_smx:INFO:		Electrons
14:10:28:ST3_smx:INFO:	# loops 0
14:10:30:ST3_smx:INFO:	# loops 1
14:10:31:ST3_smx:INFO:	# loops 2
14:10:33:ST3_smx:INFO:	Total # of broken channels: 0
14:10:33:ST3_smx:INFO:	List of broken channels: []
14:10:33:ST3_smx:INFO:	Total # of broken channels: 0
14:10:33:ST3_smx:INFO:	List of broken channels: []
14:10:34:ST3_smx:INFO:	chip: 28-3 	 31.389742 C 	 1200.969315 mV
14:10:34:ST3_discr_histo:WARNING:	Not enough entries for fit!!!
14:10:34:ST3_discr_histo:WARNING:	Not enough entries for fit!!!
14:10:34:ST3_smx:INFO:		Electrons
14:10:34:ST3_smx:INFO:	# loops 0
14:10:36:ST3_smx:INFO:	# loops 1
14:10:37:ST3_smx:INFO:	# loops 2
14:10:39:ST3_smx:INFO:	Total # of broken channels: 0
14:10:39:ST3_smx:INFO:	List of broken channels: []
14:10:39:ST3_smx:INFO:	Total # of broken channels: 0
14:10:39:ST3_smx:INFO:	List of broken channels: []
14:10:40:ST3_smx:INFO:	chip: 19-4 	 34.556970 C 	 1183.292940 mV
14:10:40:ST3_discr_histo:WARNING:	Not enough entries for fit!!!
14:10:40:ST3_discr_histo:WARNING:	Not enough entries for fit!!!
14:10:40:ST3_smx:INFO:		Electrons
14:10:40:ST3_smx:INFO:	# loops 0
14:10:42:ST3_smx:INFO:	# loops 1
14:10:43:ST3_smx:INFO:	# loops 2
14:10:45:ST3_smx:INFO:	Total # of broken channels: 0
14:10:45:ST3_smx:INFO:	List of broken channels: []
14:10:45:ST3_smx:INFO:	Total # of broken channels: 0
14:10:45:ST3_smx:INFO:	List of broken channels: []
14:10:47:ST3_smx:INFO:	chip: 26-5 	 21.902970 C 	 1242.040240 mV
14:10:47:ST3_discr_histo:WARNING:	Not enough entries for fit!!!
14:10:47:ST3_discr_histo:WARNING:	Not enough entries for fit!!!
14:10:47:ST3_smx:INFO:		Electrons
14:10:47:ST3_smx:INFO:	# loops 0
14:10:48:ST3_smx:INFO:	# loops 1
14:10:50:ST3_smx:INFO:	# loops 2
14:10:51:ST3_smx:INFO:	Total # of broken channels: 0
14:10:51:ST3_smx:INFO:	List of broken channels: []
14:10:51:ST3_smx:INFO:	Total # of broken channels: 0
14:10:51:ST3_smx:INFO:	List of broken channels: []
14:10:53:ST3_smx:INFO:	chip: 17-6 	 31.389742 C 	 1189.190035 mV
14:10:53:ST3_discr_histo:WARNING:	Not enough entries for fit!!!
14:10:53:ST3_discr_histo:WARNING:	Not enough entries for fit!!!
14:10:53:ST3_smx:INFO:		Electrons
14:10:53:ST3_smx:INFO:	# loops 0
14:10:55:ST3_smx:INFO:	# loops 1
14:10:56:ST3_smx:INFO:	# loops 2
14:10:58:ST3_smx:INFO:	Total # of broken channels: 0
14:10:58:ST3_smx:INFO:	List of broken channels: []
14:10:58:ST3_smx:INFO:	Total # of broken channels: 0
14:10:58:ST3_smx:INFO:	List of broken channels: []
14:11:00:ST3_smx:INFO:	chip: 24-7 	 34.556970 C 	 1189.190035 mV
14:11:00:ST3_discr_histo:WARNING:	Not enough entries for fit!!!
14:11:00:ST3_discr_histo:WARNING:	Not enough entries for fit!!!
14:11:00:ST3_smx:INFO:		Electrons
14:11:00:ST3_smx:INFO:	# loops 0
14:11:01:ST3_smx:INFO:	# loops 1
14:11:03:ST3_smx:INFO:	# loops 2
14:11:04:ST3_smx:INFO:	Total # of broken channels: 0
14:11:04:ST3_smx:INFO:	List of broken channels: []
14:11:04:ST3_smx:INFO:	Total # of broken channels: 0
14:11:04:ST3_smx:INFO:	List of broken channels: []
14:11:05:febtest:INFO:	_Addr_|___________ASIC-ID_____________|_T_[C]_|_Vddm_[mV]_
14:11:05:febtest:INFO:	23-00 | XA-000-09-004-037-011-007-02 |  37.7 | 1195.1
14:11:05:febtest:INFO:	30-01 | XA-000-09-004-037-017-007-01 |  31.4 | 1212.7
14:11:05:febtest:INFO:	21-02 | XA-000-09-004-037-014-011-09 |  28.2 | 1236.2
14:11:06:febtest:INFO:	28-03 | XA-000-09-004-037-008-007-12 |  31.4 | 1224.5
14:11:06:febtest:INFO:	19-04 | XA-000-09-004-037-011-011-02 |  37.7 | 1206.9
14:11:06:febtest:INFO:	26-05 | XA-000-09-004-037-008-005-12 |  21.9 | 1265.4
14:11:06:febtest:INFO:	17-06 | XA-000-09-004-037-011-012-02 |  34.6 | 1212.7
14:11:06:febtest:INFO:	24-07 | XA-000-09-004-037-014-007-09 |  37.7 | 1206.9
############################################################
#                   S U M M A R Y                          #
############################################################
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================

{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================

{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================

{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================

{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================

{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================

{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================

{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================

############################################################
#                   S U M M A R Y                          #
############################################################
TEST_NAME : FEB-Sensor
TEST_DATE : 25_07_24-14_09_20
OPERATOR  : Benjamin; 
SITE : KIT | SETUP : KIT_TEST_SETUP_1
------------------------------------------------------------
| FEB_SN : 4205| FEB_TYPE : 8.2| FEB_UPLINKS : 2| FEB_B
------------------------------------------------------------
SENSOR_ID:	25313

MODULE_NAME:	http://web-docs.gsi.de/~dtl-sts/?m=module&n=M8UR5T1011231A2

MODULE_TYPE:	
MODULE_LADDER:	
MODULE_MODULE:	
MODULE_SIZE:	0
MODULE_GRADE:	
------------------------------------------------------------
VI_before_Init : ['0.000', '0.0000', '0.000', '0.0000', '2.450', '1.5600', '1.850', '2.5680']
VI_after__Init : ['0.000', '0.0000', '0.000', '0.0000', '2.450', '2.0060', '1.850', '2.5670']
VI_at__the_End : ['0.000', '0.0000', '0.000', '0.0000', '2.450', '1.9820', '1.850', '0.5240']
Comment.txt