Go Back
FEB_4210 24.07.25 07:43:17
Info
07:43:17:ST3_Shared:INFO: oooooooooooooooooooooooooooooooooooooooooooooooooooooooooooo
07:43:17:ST3_Shared:INFO: FEB-Microcable
07:43:17:ST3_Shared:INFO: oooooooooooooooooooooooooooooooooooooooooooooooooooooooooooo
07:43:17:febtest:INFO: Testing FEB with SN 4210
07:43:19:smx_tester:INFO: Scanning setup
07:43:19:elinks:INFO: Disabling clock on downlink 0
07:43:19:elinks:INFO: Disabling clock on downlink 1
07:43:19:elinks:INFO: Disabling clock on downlink 2
07:43:19:elinks:INFO: Disabling clock on downlink 3
07:43:19:elinks:INFO: Disabling clock on downlink 4
07:43:19:setup_element:INFO: Checking SOS, encoding_mode: SOS
07:43:19:master:INFO: Setting encoding mode SOS for groups [0], downlinks [0]
07:43:19:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
07:43:19:elinks:INFO: Disabling clock on downlink 0
07:43:19:elinks:INFO: Disabling clock on downlink 1
07:43:19:elinks:INFO: Disabling clock on downlink 2
07:43:19:elinks:INFO: Disabling clock on downlink 3
07:43:19:elinks:INFO: Disabling clock on downlink 4
07:43:19:setup_element:INFO: Checking SOS, encoding_mode: SOS
07:43:19:master:INFO: Setting encoding mode SOS for groups [0], downlinks [1]
07:43:19:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
07:43:19:elinks:INFO: Disabling clock on downlink 0
07:43:19:elinks:INFO: Disabling clock on downlink 1
07:43:19:elinks:INFO: Disabling clock on downlink 2
07:43:19:elinks:INFO: Disabling clock on downlink 3
07:43:19:elinks:INFO: Disabling clock on downlink 4
07:43:19:setup_element:INFO: Checking SOS, encoding_mode: SOS
07:43:19:master:INFO: Setting encoding mode SOS for groups [0], downlinks [2]
07:43:19:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 16
07:43:19:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 17
07:43:19:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 18
07:43:19:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 19
07:43:19:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 20
07:43:19:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 21
07:43:19:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 22
07:43:19:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 23
07:43:19:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 24
07:43:19:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 25
07:43:19:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 26
07:43:19:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 27
07:43:19:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 28
07:43:19:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 29
07:43:19:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 30
07:43:19:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 31
07:43:19:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
07:43:19:elinks:INFO: Disabling clock on downlink 0
07:43:19:elinks:INFO: Disabling clock on downlink 1
07:43:19:elinks:INFO: Disabling clock on downlink 2
07:43:19:elinks:INFO: Disabling clock on downlink 3
07:43:19:elinks:INFO: Disabling clock on downlink 4
07:43:19:setup_element:INFO: Checking SOS, encoding_mode: SOS
07:43:19:master:INFO: Setting encoding mode SOS for groups [0], downlinks [3]
07:43:19:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
07:43:19:elinks:INFO: Disabling clock on downlink 0
07:43:19:elinks:INFO: Disabling clock on downlink 1
07:43:19:elinks:INFO: Disabling clock on downlink 2
07:43:19:elinks:INFO: Disabling clock on downlink 3
07:43:19:elinks:INFO: Disabling clock on downlink 4
07:43:19:setup_element:INFO: Checking SOS, encoding_mode: SOS
07:43:19:master:INFO: Setting encoding mode SOS for groups [0], downlinks [4]
07:43:20:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
07:43:20:setup_element:INFO: Scanning clock phase
07:43:20:master:INFO: Setting encoding mode SOS for groups [0], downlinks [2]
07:43:20:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [2]
07:43:20:setup_element:INFO: Clock phase scan results for group 0, downlink 2
07:43:20:setup_element:INFO: Eye window for uplink 16: _________________________________________________________________________XXXXXX_
Clock Delay: 35
07:43:20:setup_element:INFO: Eye window for uplink 17: _________________________________________________________________________XXXXXX_
Clock Delay: 35
07:43:20:setup_element:INFO: Eye window for uplink 18: _______________________________________________________________________XXXXXX___
Clock Delay: 33
07:43:20:setup_element:INFO: Eye window for uplink 19: _______________________________________________________________________XXXXXX___
Clock Delay: 33
07:43:20:setup_element:INFO: Eye window for uplink 20: _______________________________________________________________________XXXXXX___
Clock Delay: 33
07:43:20:setup_element:INFO: Eye window for uplink 21: _______________________________________________________________________XXXXXX___
Clock Delay: 33
07:43:20:setup_element:INFO: Eye window for uplink 22: ________________________________________________________________________XXXXXX__
Clock Delay: 34
07:43:20:setup_element:INFO: Eye window for uplink 23: ________________________________________________________________________XXXXXX__
Clock Delay: 34
07:43:20:setup_element:INFO: Eye window for uplink 24: ________________________________________________________________________XXXXX___
Clock Delay: 34
07:43:20:setup_element:INFO: Eye window for uplink 25: ________________________________________________________________________XXXXX___
Clock Delay: 34
07:43:20:setup_element:INFO: Eye window for uplink 26: ______________________________________________________________________XXXXXXX___
Clock Delay: 33
07:43:20:setup_element:INFO: Eye window for uplink 27: ______________________________________________________________________XXXXXXX___
Clock Delay: 33
07:43:20:setup_element:INFO: Eye window for uplink 28: _______________________________________________________________________XXXXXXX__
Clock Delay: 34
07:43:20:setup_element:INFO: Eye window for uplink 29: _______________________________________________________________________XXXXXXX__
Clock Delay: 34
07:43:20:setup_element:INFO: Eye window for uplink 30: __________________________________________________________________________XXXXX_
Clock Delay: 36
07:43:20:setup_element:INFO: Eye window for uplink 31: __________________________________________________________________________XXXXX_
Clock Delay: 36
07:43:20:setup_element:INFO: Setting the clock phase to 34 for group 0, downlink 2
07:43:20:setup_element:INFO: Scanning data phases
07:43:20:master:INFO: Setting encoding mode SOS for groups [0], downlinks [2]
07:43:20:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [2]
07:43:25:setup_element:INFO: Data phase scan results for group 0, downlink 2
07:43:25:setup_element:INFO: Eye window for uplink 16: XXXX_________________________________XXX
Data delay found: 20
07:43:25:setup_element:INFO: Eye window for uplink 17: XXX_________________________________XXXX
Data delay found: 19
07:43:25:setup_element:INFO: Eye window for uplink 18: X___________________________________XXXX
Data delay found: 18
07:43:25:setup_element:INFO: Eye window for uplink 19: XX__________________________________XXXX
Data delay found: 18
07:43:25:setup_element:INFO: Eye window for uplink 20: _________________________________XXXXX__
Data delay found: 15
07:43:25:setup_element:INFO: Eye window for uplink 21: ___________________________________XXXX_
Data delay found: 16
07:43:25:setup_element:INFO: Eye window for uplink 22: XX__________________________________XXXX
Data delay found: 18
07:43:25:setup_element:INFO: Eye window for uplink 23: _________________________________XXXXX__
Data delay found: 15
07:43:25:setup_element:INFO: Eye window for uplink 24: _________XXXXX__________________________
Data delay found: 31
07:43:25:setup_element:INFO: Eye window for uplink 25: ___________XXXXX________________________
Data delay found: 33
07:43:25:setup_element:INFO: Eye window for uplink 26: _______XXXXX____________________________
Data delay found: 29
07:43:25:setup_element:INFO: Eye window for uplink 27: ________XXXXXX__________________________
Data delay found: 30
07:43:25:setup_element:INFO: Eye window for uplink 28: ______________XXXXX_____________________
Data delay found: 36
07:43:25:setup_element:INFO: Eye window for uplink 29: _____________XXXXX______________________
Data delay found: 35
07:43:25:setup_element:INFO: Eye window for uplink 30: __________________XXXXXXX_______________
Data delay found: 1
07:43:25:setup_element:INFO: Eye window for uplink 31: _________________XXXXXX_________________
Data delay found: 39
07:43:25:setup_element:INFO: Setting the data phase to 20 for uplink 16
07:43:25:setup_element:INFO: Setting the data phase to 19 for uplink 17
07:43:25:setup_element:INFO: Setting the data phase to 18 for uplink 18
07:43:25:setup_element:INFO: Setting the data phase to 18 for uplink 19
07:43:25:setup_element:INFO: Setting the data phase to 15 for uplink 20
07:43:25:setup_element:INFO: Setting the data phase to 16 for uplink 21
07:43:25:setup_element:INFO: Setting the data phase to 18 for uplink 22
07:43:25:setup_element:INFO: Setting the data phase to 15 for uplink 23
07:43:25:setup_element:INFO: Setting the data phase to 31 for uplink 24
07:43:25:setup_element:INFO: Setting the data phase to 33 for uplink 25
07:43:25:setup_element:INFO: Setting the data phase to 29 for uplink 26
07:43:25:setup_element:INFO: Setting the data phase to 30 for uplink 27
07:43:25:setup_element:INFO: Setting the data phase to 36 for uplink 28
07:43:25:setup_element:INFO: Setting the data phase to 35 for uplink 29
07:43:25:setup_element:INFO: Setting the data phase to 1 for uplink 30
07:43:25:setup_element:INFO: Setting the data phase to 39 for uplink 31
07:43:25:setup_element:INFO: Beginning SMX ASICs map scan
07:43:25:master:INFO: Setting encoding mode SOS for groups [0], downlinks [2]
07:43:25:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [2]
07:43:25:master:INFO: Setting encoding mode EOS for groups [0], downlinks [2]
07:43:25:master:INFO: Setting encoding mode FRAME for groups [0], downlinks [2]
07:43:25:uplink:INFO: Setting uplinks mask [16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]
07:43:25:setup_element:INFO: Adding ASIC 0x0, ASIC uplink 0, uplink 23
07:43:25:setup_element:INFO: Adding ASIC 0x0, ASIC uplink 1, uplink 22
07:43:25:setup_element:INFO: Adding ASIC 0x1, ASIC uplink 0, uplink 30
07:43:25:setup_element:INFO: Adding ASIC 0x1, ASIC uplink 1, uplink 31
07:43:26:setup_element:INFO: Adding ASIC 0x2, ASIC uplink 0, uplink 21
07:43:26:setup_element:INFO: Adding ASIC 0x2, ASIC uplink 1, uplink 20
07:43:26:setup_element:INFO: Adding ASIC 0x3, ASIC uplink 0, uplink 28
07:43:26:setup_element:INFO: Adding ASIC 0x3, ASIC uplink 1, uplink 29
07:43:26:setup_element:INFO: Adding ASIC 0x4, ASIC uplink 0, uplink 19
07:43:26:setup_element:INFO: Adding ASIC 0x4, ASIC uplink 1, uplink 18
07:43:26:setup_element:INFO: Adding ASIC 0x5, ASIC uplink 0, uplink 26
07:43:26:setup_element:INFO: Adding ASIC 0x5, ASIC uplink 1, uplink 27
07:43:26:setup_element:INFO: Adding ASIC 0x6, ASIC uplink 0, uplink 17
07:43:26:setup_element:INFO: Adding ASIC 0x6, ASIC uplink 1, uplink 16
07:43:26:setup_element:INFO: Adding ASIC 0x7, ASIC uplink 0, uplink 24
07:43:26:setup_element:INFO: Adding ASIC 0x7, ASIC uplink 1, uplink 25
07:43:28:setup_element:INFO: Performing Elink synchronization
07:43:28:master:INFO: Setting encoding mode SOS for groups [0], downlinks [2]
07:43:28:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [2]
07:43:28:master:INFO: Setting encoding mode EOS for groups [0], downlinks [2]
07:43:28:master:INFO: Setting encoding mode FRAME for groups [0], downlinks [2]
07:43:28:setup_element:INFO: Writing SMX Elink masks for group 0, downlink 2
07:43:28:uplink:INFO: Enabling uplinks [16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]
|_________________________________________________________________________|
_addr_|_upli_|_dwnli_|_grp_|_uplinks_|_#uplinks_|_uplinks_map_
0 | [0] | 2 | 0 | [23] | 2 | [(0, 23), (1, 22)]
1 | [0] | 2 | 0 | [30] | 2 | [(0, 30), (1, 31)]
2 | [0] | 2 | 0 | [21] | 2 | [(0, 21), (1, 20)]
3 | [0] | 2 | 0 | [28] | 2 | [(0, 28), (1, 29)]
4 | [0] | 2 | 0 | [19] | 2 | [(0, 19), (1, 18)]
5 | [0] | 2 | 0 | [26] | 2 | [(0, 26), (1, 27)]
6 | [0] | 2 | 0 | [17] | 2 | [(0, 17), (1, 16)]
7 | [0] | 2 | 0 | [24] | 2 | [(0, 24), (1, 25)]
|_________________________________________________________________________|
07:43:29:febtest:INFO: Init all SMX (CSA): 30
07:43:42:febtest:INFO: _Addr_|___________ASIC-ID_____________|_T_[C]_|_Vddm_[mV]_
07:43:42:febtest:INFO: 23-00 | XA-000-09-004-037-005-011-11 | 21.9 | 1206.9
07:43:42:febtest:INFO: 30-01 | XA-000-09-004-037-017-011-01 | 25.1 | 1201.0
07:43:43:febtest:INFO: 21-02 | XA-000-09-004-037-005-012-11 | 34.6 | 1159.7
07:43:43:febtest:INFO: 28-03 | XA-000-09-004-037-008-011-12 | 34.6 | 1165.6
07:43:43:febtest:INFO: 19-04 | XA-000-09-004-037-014-010-09 | 37.7 | 1153.7
07:43:43:febtest:INFO: 26-05 | XA-000-09-004-037-008-012-12 | 34.6 | 1171.5
07:43:43:febtest:INFO: 17-06 | XA-000-09-004-037-002-011-03 | 31.4 | 1165.6
07:43:44:febtest:INFO: 24-07 | XA-000-09-004-037-017-010-01 | 31.4 | 1183.3
07:43:45:febtest:INFO: Set all CSA to ZERO
FEB type: B FEB_A: 0 FEB_B: 1
07:43:47:ST3_smx:INFO: chip: 23-0 21.902970 C 1218.600960 mV
07:43:47:ST3_discr_histo:WARNING: Not enough entries for fit!!!
07:43:47:ST3_discr_histo:WARNING: Not enough entries for fit!!!
07:43:47:ST3_smx:INFO: Electrons
07:43:47:ST3_smx:INFO: # loops 0
07:43:48:ST3_smx:INFO: # loops 1
07:43:50:ST3_smx:INFO: # loops 2
07:43:51:ST3_smx:INFO: Total # of broken channels: 0
07:43:51:ST3_smx:INFO: List of broken channels: []
07:43:51:ST3_smx:INFO: Total # of broken channels: 0
07:43:51:ST3_smx:INFO: List of broken channels: []
07:43:53:ST3_smx:INFO: chip: 30-1 25.062742 C 1212.728715 mV
07:43:53:ST3_discr_histo:WARNING: Not enough entries for fit!!!
07:43:53:ST3_discr_histo:WARNING: Not enough entries for fit!!!
07:43:53:ST3_smx:INFO: Electrons
07:43:53:ST3_smx:INFO: # loops 0
07:43:55:ST3_smx:INFO: # loops 1
07:43:56:ST3_smx:INFO: # loops 2
07:43:58:ST3_smx:INFO: Total # of broken channels: 0
07:43:58:ST3_smx:INFO: List of broken channels: []
07:43:58:ST3_smx:INFO: Total # of broken channels: 0
07:43:58:ST3_smx:INFO: List of broken channels: []
07:44:00:ST3_smx:INFO: chip: 21-2 34.556970 C 1171.483840 mV
07:44:00:ST3_discr_histo:WARNING: Not enough entries for fit!!!
07:44:00:ST3_discr_histo:WARNING: Not enough entries for fit!!!
07:44:00:ST3_smx:INFO: Electrons
07:44:00:ST3_smx:INFO: # loops 0
07:44:01:ST3_smx:INFO: # loops 1
07:44:03:ST3_smx:INFO: # loops 2
07:44:05:ST3_smx:INFO: Total # of broken channels: 0
07:44:05:ST3_smx:INFO: List of broken channels: []
07:44:05:ST3_smx:INFO: Total # of broken channels: 0
07:44:05:ST3_smx:INFO: List of broken channels: []
07:44:06:ST3_smx:INFO: chip: 28-3 34.556970 C 1183.292940 mV
07:44:06:ST3_discr_histo:WARNING: Not enough entries for fit!!!
07:44:06:ST3_discr_histo:WARNING: Not enough entries for fit!!!
07:44:06:ST3_smx:INFO: Electrons
07:44:06:ST3_smx:INFO: # loops 0
07:44:08:ST3_smx:INFO: # loops 1
07:44:09:ST3_smx:INFO: # loops 2
07:44:11:ST3_smx:INFO: Total # of broken channels: 1
07:44:11:ST3_smx:INFO: List of broken channels: [98]
07:44:11:ST3_smx:INFO: Total # of broken channels: 3
07:44:11:ST3_smx:INFO: List of broken channels: [20, 32, 98]
07:44:12:ST3_smx:INFO: chip: 19-4 37.726682 C 1165.571835 mV
07:44:12:ST3_discr_histo:WARNING: Not enough entries for fit!!!
07:44:12:ST3_discr_histo:WARNING: Not enough entries for fit!!!
07:44:12:ST3_smx:INFO: Electrons
07:44:12:ST3_smx:INFO: # loops 0
07:44:14:ST3_smx:INFO: # loops 1
07:44:16:ST3_smx:INFO: # loops 2
07:44:18:ST3_smx:INFO: Total # of broken channels: 0
07:44:18:ST3_smx:INFO: List of broken channels: []
07:44:18:ST3_smx:INFO: Total # of broken channels: 0
07:44:18:ST3_smx:INFO: List of broken channels: []
07:44:20:ST3_smx:INFO: chip: 26-5 34.556970 C 1183.292940 mV
07:44:20:ST3_discr_histo:WARNING: Not enough entries for fit!!!
07:44:20:ST3_discr_histo:WARNING: Not enough entries for fit!!!
07:44:20:ST3_smx:INFO: Electrons
07:44:20:ST3_smx:INFO: # loops 0
07:44:21:ST3_smx:INFO: # loops 1
07:44:23:ST3_smx:INFO: # loops 2
07:44:24:ST3_smx:INFO: Total # of broken channels: 0
07:44:24:ST3_smx:INFO: List of broken channels: []
07:44:24:ST3_smx:INFO: Total # of broken channels: 0
07:44:24:ST3_smx:INFO: List of broken channels: []
07:44:26:ST3_smx:INFO: chip: 17-6 34.556970 C 1177.390875 mV
07:44:26:ST3_discr_histo:WARNING: Not enough entries for fit!!!
07:44:26:ST3_discr_histo:WARNING: Not enough entries for fit!!!
07:44:26:ST3_smx:INFO: Electrons
07:44:26:ST3_smx:INFO: # loops 0
07:44:28:ST3_smx:INFO: # loops 1
07:44:29:ST3_smx:INFO: # loops 2
07:44:31:ST3_smx:INFO: Total # of broken channels: 0
07:44:31:ST3_smx:INFO: List of broken channels: []
07:44:31:ST3_smx:INFO: Total # of broken channels: 0
07:44:31:ST3_smx:INFO: List of broken channels: []
07:44:33:ST3_smx:INFO: chip: 24-7 34.556970 C 1195.082160 mV
07:44:33:ST3_discr_histo:WARNING: Not enough entries for fit!!!
07:44:33:ST3_discr_histo:WARNING: Not enough entries for fit!!!
07:44:33:ST3_smx:INFO: Electrons
07:44:33:ST3_smx:INFO: # loops 0
07:44:35:ST3_smx:INFO: # loops 1
07:44:36:ST3_smx:INFO: # loops 2
07:44:38:ST3_smx:INFO: Total # of broken channels: 0
07:44:38:ST3_smx:INFO: List of broken channels: []
07:44:38:ST3_smx:INFO: Total # of broken channels: 0
07:44:38:ST3_smx:INFO: List of broken channels: []
07:44:38:febtest:INFO: _Addr_|___________ASIC-ID_____________|_T_[C]_|_Vddm_[mV]_
07:44:39:febtest:INFO: 23-00 | XA-000-09-004-037-005-011-11 | 25.1 | 1242.0
07:44:39:febtest:INFO: 30-01 | XA-000-09-004-037-017-011-01 | 25.1 | 1236.2
07:44:39:febtest:INFO: 21-02 | XA-000-09-004-037-005-012-11 | 34.6 | 1195.1
07:44:39:febtest:INFO: 28-03 | XA-000-09-004-037-008-011-12 | 37.7 | 1201.0
07:44:39:febtest:INFO: 19-04 | XA-000-09-004-037-014-010-09 | 40.9 | 1183.3
07:44:40:febtest:INFO: 26-05 | XA-000-09-004-037-008-012-12 | 37.7 | 1206.9
07:44:40:febtest:INFO: 17-06 | XA-000-09-004-037-002-011-03 | 34.6 | 1195.1
07:44:40:febtest:INFO: 24-07 | XA-000-09-004-037-017-010-01 | 34.6 | 1218.6
############################################################
# S U M M A R Y #
############################################################
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
############################################################
# S U M M A R Y #
############################################################
TEST_NAME : FEB-Microcable
TEST_DATE : 25_07_24-07_43_17
OPERATOR : Benjamin;
SITE : KIT | SETUP : KIT_TEST_SETUP_1
------------------------------------------------------------
| FEB_SN : 4210| FEB_TYPE : 8.2| FEB_UPLINKS : 2| FEB_B
------------------------------------------------------------
------------------------------------------------------------
VI_before_Init : ['0.000', '0.0000', '0.000', '0.0000', '2.450', '1.5430', '1.846', '2.2590']
VI_after__Init : ['0.000', '0.0000', '0.000', '0.0000', '2.450', '2.0270', '1.850', '2.5120']
VI_at__the_End : ['0.000', '0.0000', '0.000', '0.0000', '2.450', '1.9790', '1.850', '0.5188']