FEB_4287 06.11.25 13:58:14
Info
13:58:14:ST3_Shared:INFO: oooooooooooooooooooooooooooooooooooooooooooooooooooooooooooo
13:58:14:ST3_Shared:INFO: FEB-Microcable
13:58:14:ST3_Shared:INFO: oooooooooooooooooooooooooooooooooooooooooooooooooooooooooooo
13:58:14:febtest:INFO: Testing FEB with SN 4287
13:58:15:smx_tester:INFO: Scanning setup
13:58:15:elinks:INFO: Disabling clock on downlink 0
13:58:15:elinks:INFO: Disabling clock on downlink 1
13:58:15:elinks:INFO: Disabling clock on downlink 2
13:58:15:elinks:INFO: Disabling clock on downlink 3
13:58:15:elinks:INFO: Disabling clock on downlink 4
13:58:15:setup_element:INFO: Checking SOS, encoding_mode: SOS
13:58:15:master:INFO: Setting encoding mode SOS for groups [0], downlinks [0]
13:58:15:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
13:58:15:elinks:INFO: Disabling clock on downlink 0
13:58:15:elinks:INFO: Disabling clock on downlink 1
13:58:15:elinks:INFO: Disabling clock on downlink 2
13:58:15:elinks:INFO: Disabling clock on downlink 3
13:58:15:elinks:INFO: Disabling clock on downlink 4
13:58:15:setup_element:INFO: Checking SOS, encoding_mode: SOS
13:58:15:master:INFO: Setting encoding mode SOS for groups [0], downlinks [1]
13:58:15:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
13:58:15:elinks:INFO: Disabling clock on downlink 0
13:58:15:elinks:INFO: Disabling clock on downlink 1
13:58:15:elinks:INFO: Disabling clock on downlink 2
13:58:15:elinks:INFO: Disabling clock on downlink 3
13:58:15:elinks:INFO: Disabling clock on downlink 4
13:58:15:setup_element:INFO: Checking SOS, encoding_mode: SOS
13:58:15:master:INFO: Setting encoding mode SOS for groups [0], downlinks [2]
13:58:16:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 24
13:58:16:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 25
13:58:16:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 26
13:58:16:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 27
13:58:16:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 28
13:58:16:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 29
13:58:16:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 30
13:58:16:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 31
13:58:16:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
13:58:16:elinks:INFO: Disabling clock on downlink 0
13:58:16:elinks:INFO: Disabling clock on downlink 1
13:58:16:elinks:INFO: Disabling clock on downlink 2
13:58:16:elinks:INFO: Disabling clock on downlink 3
13:58:16:elinks:INFO: Disabling clock on downlink 4
13:58:16:setup_element:INFO: Checking SOS, encoding_mode: SOS
13:58:16:master:INFO: Setting encoding mode SOS for groups [0], downlinks [3]
13:58:16:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
13:58:16:elinks:INFO: Disabling clock on downlink 0
13:58:16:elinks:INFO: Disabling clock on downlink 1
13:58:16:elinks:INFO: Disabling clock on downlink 2
13:58:16:elinks:INFO: Disabling clock on downlink 3
13:58:16:elinks:INFO: Disabling clock on downlink 4
13:58:16:setup_element:INFO: Checking SOS, encoding_mode: SOS
13:58:16:master:INFO: Setting encoding mode SOS for groups [0], downlinks [4]
13:58:16:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
13:58:16:setup_element:INFO: Scanning clock phase
13:58:16:master:INFO: Setting encoding mode SOS for groups [0], downlinks [2]
13:58:16:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [2]
13:58:16:setup_element:INFO: Clock phase scan results for group 0, downlink 2
13:58:16:setup_element:INFO: Eye window for uplink 24: ________________________________________________________________________________
Clock Delay: 40
13:58:16:setup_element:INFO: Eye window for uplink 25: ________________________________________________________________________________
Clock Delay: 40
13:58:16:setup_element:INFO: Eye window for uplink 26: _________________________________________________________________XXXXXXXXXXXXXX_
Clock Delay: 31
13:58:16:setup_element:INFO: Eye window for uplink 27: _________________________________________________________________XXXXXXXXXXXXXX_
Clock Delay: 31
13:58:16:setup_element:INFO: Eye window for uplink 28: ______________________________________________________________________X_________
Clock Delay: 30
13:58:16:setup_element:INFO: Eye window for uplink 29: ______________________________________________________________________X_________
Clock Delay: 30
13:58:16:setup_element:INFO: Eye window for uplink 30: _X______________________________________________________________XXXXXXXXXXXXXXXX
Clock Delay: 32
13:58:16:setup_element:INFO: Eye window for uplink 31: _X______________________________________________________________XXXXXXXXXXXXXXXX
Clock Delay: 32
13:58:16:setup_element:INFO: Setting the clock phase to 32 for group 0, downlink 2
13:58:16:setup_element:INFO: Scanning data phases
13:58:16:master:INFO: Setting encoding mode SOS for groups [0], downlinks [2]
13:58:16:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [2]
13:58:21:setup_element:INFO: Data phase scan results for group 0, downlink 2
13:58:21:setup_element:INFO: Eye window for uplink 24: __XXXXXXXXXXXXXX_____XXXXXXXXXXXXXXXXXXX
Data delay found: 18
13:58:21:setup_element:INFO: Eye window for uplink 25: ___XXXXXXXXXXXXX_____XXXXXXXXXXXXXXXXXXX
Data delay found: 18
13:58:21:setup_element:INFO: Eye window for uplink 26: ____XXXXXXXXXX__________________________
Data delay found: 28
13:58:21:setup_element:INFO: Eye window for uplink 27: ______XXXXXXXXXX________________________
Data delay found: 30
13:58:21:setup_element:INFO: Eye window for uplink 28: ________XXXXXXXXXX______________________
Data delay found: 32
13:58:21:setup_element:INFO: Eye window for uplink 29: ________XXXXXXXXX_______________________
Data delay found: 32
13:58:21:setup_element:INFO: Eye window for uplink 30: ___________XXXXXXXXXX___________________
Data delay found: 35
13:58:21:setup_element:INFO: Eye window for uplink 31: __________XXXXXXXX______________________
Data delay found: 33
13:58:21:setup_element:INFO: Setting the data phase to 18 for uplink 24
13:58:21:setup_element:INFO: Setting the data phase to 18 for uplink 25
13:58:21:setup_element:INFO: Setting the data phase to 28 for uplink 26
13:58:21:setup_element:INFO: Setting the data phase to 30 for uplink 27
13:58:21:setup_element:INFO: Setting the data phase to 32 for uplink 28
13:58:21:setup_element:INFO: Setting the data phase to 32 for uplink 29
13:58:21:setup_element:INFO: Setting the data phase to 35 for uplink 30
13:58:21:setup_element:INFO: Setting the data phase to 33 for uplink 31
13:58:21:setup_element:INFO: Beginning SMX ASICs map scan
13:58:21:master:INFO: Setting encoding mode SOS for groups [0], downlinks [2]
13:58:21:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [2]
13:58:21:master:INFO: Setting encoding mode EOS for groups [0], downlinks [2]
13:58:21:master:INFO: Setting encoding mode FRAME for groups [0], downlinks [2]
13:58:21:uplink:INFO: Setting uplinks mask [24, 25, 26, 27, 28, 29, 30, 31]
13:58:21:setup_element:INFO: Adding ASIC 0x1, ASIC uplink 0, uplink 30
13:58:22:setup_element:INFO: Adding ASIC 0x1, ASIC uplink 1, uplink 31
13:58:22:setup_element:INFO: Adding ASIC 0x3, ASIC uplink 0, uplink 28
13:58:22:setup_element:INFO: Adding ASIC 0x3, ASIC uplink 1, uplink 29
13:58:22:setup_element:INFO: Adding ASIC 0x5, ASIC uplink 0, uplink 26
13:58:22:setup_element:INFO: Adding ASIC 0x5, ASIC uplink 1, uplink 27
13:58:23:setup_element:INFO: Adding ASIC 0x7, ASIC uplink 0, uplink 24
13:58:23:setup_element:INFO: Adding ASIC 0x7, ASIC uplink 1, uplink 25
13:58:24:setup_element:INFO: Performing Elink synchronization
13:58:24:master:INFO: Setting encoding mode SOS for groups [0], downlinks [2]
13:58:24:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [2]
13:58:24:master:INFO: Setting encoding mode EOS for groups [0], downlinks [2]
13:58:24:master:INFO: Setting encoding mode FRAME for groups [0], downlinks [2]
13:58:24:setup_element:INFO: Writing SMX Elink masks for group 0, downlink 2
13:58:24:uplink:INFO: Enabling uplinks [24, 25, 26, 27, 28, 29, 30, 31]
|_________________________________________________________________________|
_addr_|_upli_|_dwnli_|_grp_|_uplinks_|_#uplinks_|_uplinks_map_
1 | [0] | 2 | 0 | [30] | 2 | [(0, 30), (1, 31)]
3 | [0] | 2 | 0 | [28] | 2 | [(0, 28), (1, 29)]
5 | [0] | 2 | 0 | [26] | 2 | [(0, 26), (1, 27)]
7 | [0] | 2 | 0 | [24] | 2 | [(0, 24), (1, 25)]
|_________________________________________________________________________|
13:58:24:febtest:INFO: Init all SMX (CSA): 30
13:58:32:febtest:INFO: _Addr_|___________ASIC-ID_____________|_T_[C]_|_Vddm_[mV]_
13:58:32:febtest:INFO: 30-01 | XA-000-09-004-036-006-013-13 | 40.9 | 1153.7
13:58:32:febtest:INFO: 28-03 | XA-000-09-004-036-009-013-09 | 31.4 | 1183.3
13:58:33:febtest:INFO: 26-05 | XA-000-09-004-036-012-013-02 | 40.9 | 1141.9
13:58:33:febtest:INFO: 24-07 | XA-000-09-004-036-012-014-02 | 34.6 | 1165.6
13:58:34:febtest:INFO: Set all CSA to ZERO
FEB type: B FEB_A: 0 FEB_B: 1
13:58:36:ST3_smx:INFO: chip: 30-1 37.726682 C 1165.571835 mV
13:58:36:ST3_discr_histo:WARNING: Not enough entries for fit!!!
13:58:36:ST3_discr_histo:WARNING: Not enough entries for fit!!!
13:58:36:ST3_smx:INFO: Electrons
13:58:36:ST3_smx:INFO: # loops 0
13:58:37:ST3_smx:INFO: # loops 1
13:58:39:ST3_smx:INFO: # loops 2
13:58:41:ST3_smx:INFO: Total # of broken channels: 0
13:58:41:ST3_smx:INFO: List of broken channels: []
13:58:41:ST3_smx:INFO: Total # of broken channels: 0
13:58:41:ST3_smx:INFO: List of broken channels: []
13:58:43:ST3_smx:INFO: chip: 28-3 31.389742 C 1195.082160 mV
13:58:43:ST3_discr_histo:WARNING: Not enough entries for fit!!!
13:58:43:ST3_discr_histo:WARNING: Not enough entries for fit!!!
13:58:43:ST3_smx:INFO: Electrons
13:58:43:ST3_smx:INFO: # loops 0
13:58:45:ST3_smx:INFO: # loops 1
13:58:47:ST3_smx:INFO: # loops 2
13:58:49:ST3_smx:INFO: Total # of broken channels: 0
13:58:49:ST3_smx:INFO: List of broken channels: []
13:58:49:ST3_smx:INFO: Total # of broken channels: 0
13:58:49:ST3_smx:INFO: List of broken channels: []
13:58:50:ST3_smx:INFO: chip: 26-5 44.073563 C 1147.806000 mV
13:58:50:ST3_discr_histo:WARNING: Not enough entries for fit!!!
13:58:50:ST3_discr_histo:WARNING: Not enough entries for fit!!!
13:58:50:ST3_smx:INFO: Electrons
13:58:50:ST3_smx:INFO: # loops 0
13:58:52:ST3_smx:INFO: # loops 1
13:58:54:ST3_smx:INFO: # loops 2
13:58:55:ST3_smx:INFO: Total # of broken channels: 0
13:58:55:ST3_smx:INFO: List of broken channels: []
13:58:55:ST3_smx:INFO: Total # of broken channels: 0
13:58:55:ST3_smx:INFO: List of broken channels: []
13:58:57:ST3_smx:INFO: chip: 24-7 37.726682 C 1177.390875 mV
13:58:57:ST3_discr_histo:WARNING: Not enough entries for fit!!!
13:58:57:ST3_discr_histo:WARNING: Not enough entries for fit!!!
13:58:57:ST3_smx:INFO: Electrons
13:58:57:ST3_smx:INFO: # loops 0
13:58:59:ST3_smx:INFO: # loops 1
13:59:01:ST3_smx:INFO: # loops 2
13:59:02:ST3_smx:INFO: Total # of broken channels: 0
13:59:02:ST3_smx:INFO: List of broken channels: []
13:59:02:ST3_smx:INFO: Total # of broken channels: 0
13:59:02:ST3_smx:INFO: List of broken channels: []
13:59:03:febtest:INFO: _Addr_|___________ASIC-ID_____________|_T_[C]_|_Vddm_[mV]_
13:59:03:febtest:INFO: 30-01 | XA-000-09-004-036-006-013-13 | 37.7 | 1195.1
13:59:03:febtest:INFO: 28-03 | XA-000-09-004-036-009-013-09 | 31.4 | 1218.6
13:59:03:febtest:INFO: 26-05 | XA-000-09-004-036-012-013-02 | 44.1 | 1171.5
13:59:03:febtest:INFO: 24-07 | XA-000-09-004-036-012-014-02 | 40.9 | 1195.1
############################################################
# S U M M A R Y #
############################################################
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
############################################################
# S U M M A R Y #
############################################################
TEST_NAME : FEB-Microcable
TEST_DATE : 25_11_06-13_58_14
OPERATOR : Alois Alzheimer
SITE : KIT | SETUP : KIT_TEST_SETUP_1
------------------------------------------------------------
| FEB_SN : 4287| FEB_TYPE : 8.2| FEB_UPLINKS : 2| FEB_B
------------------------------------------------------------
------------------------------------------------------------
VI_before_Init : ['0.000', '0.0000', '0.000', '0.0000', '2.450', '0.8563', '1.850', '1.3310']
VI_after__Init : ['0.000', '0.0000', '0.000', '0.0000', '2.450', '1.0340', '1.849', '1.3220']
VI_at__the_End : ['0.000', '0.0000', '0.000', '0.0000', '2.450', '1.0080', '1.850', '0.2669']