TEST_NAME : Wafer
TEST_DATE : 24_12_10-12_57_32
OPERATOR  : Carmen S.; 
SITE : GSI | SETUP : WAFER_TEST_SETUP
------------------------------------------------------------
------------------------------------------------------------
ASIC_CONFIG_PARAMETERS
  HW_ADDR : 0x7 | VERS_NO : 2.2
  ASIC_ID : XA-000-09-004-081-010-005-02 | FUSED_ID : 6359364768457859154
  IC_TEMP :  -71.11 | VDDM : 1118.12 | AUX_INT :  -10.08 | CsaBias :   51.54
  CONF_FAIL_REG : 0
  CSA_BIAS : 5
  THR2_GLB : 30
  ADC_VREF_P : 58 | ADC_VREF_N : 30 | ADC_VREF_T : 128 | ADC_VREF_TR : 122
  ADC_Chi2/NDF : 1.53788e-03 / 2
  ADC_P0  : -1.00751e-02 ± 2.65374e-02
  ADC_P1  : 8.85232e-03 ± 6.71708e-04
  ADC_P2  : -7.06683e-06 ± 3.38352e-06
  CSA_Chi2/NDF : 2.22531e-04 / 2
  CSA_P0  : 6.02053e-02 ± 9.94987e-03
  CSA_P1  : 1.05135e-02 ± 7.49651e-04
  CSA_P2  : -6.17067e-05 ± 1.14163e-05
------------------------------------------------------------
ASIC_TEST_PARAMETERS
AMP_CAL : 250
   N_BROKEN_DISC :  238
 | N_BROKEN_FAST :  [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127]
 | N_BROKEN_SLOW :  [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127]
   P_BROKEN_DISC :  238
 | P_BROKEN_FAST :  [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127]
 | P_BROKEN_SLOW :  [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127]
ASIC_QA_category :  NOT READY for MODULE ASSEMBLY
------------------------------------------------------------
------------------------------------------------------------
VI_before_Init : ['1.202', '0.3246', '1.800', '0.1752', '1.800', '0.0921', '7.000', '0.7067', 1, 1, 1, 1, 1733831851.6010017]
VI_after__Init : ['1.202', '0.3250', '1.800', '0.1756', '1.800', '0.0866', '7.000', '0.7067', 1, 1, 1, 1, 1733831859.7252696]
VI_at__the_End : ['1.201', '0.4725', '1.800', '0.1366', '1.799', '0.1138', '7.000', '0.7072', 1, 1, 1, 1, 1733831918.2399063]