| Project Statistics |
| PROP_Enable_Message_Filtering=false |
PROP_FitterReportFormat=HTML |
| PROP_LastAppliedGoal=Balanced |
PROP_LastAppliedStrategy=Xilinx Default (unlocked) |
| PROP_ManualCompileOrderImp=false |
PROP_PropSpecInProjFile=Store all values |
| PROP_Simulator=ISim (VHDL/Verilog) |
PROP_SynthTopFile=changed |
| PROP_Top_Level_Module_Type=HDL |
PROP_UseSmartGuide=false |
| PROP_UserConstraintEditorPreference=Text Editor |
PROP_intProjectCreationTimestamp=2013-03-11T16:37:12 |
| PROP_intWbtProjectID=34FBB0F84473442EAC1999AB6C246AB6 |
PROP_intWbtProjectIteration=19 |
| PROP_intWorkingDirLocWRTProjDir=Same |
PROP_intWorkingDirUsed=No |
| PROP_xilxBitgStart_IntDone=true |
PROP_xstPackIORegister=Yes |
| PROP_AutoTop=true |
PROP_DevFamily=Spartan6 |
| PROP_DevDevice=xc6slx25 |
PROP_DevFamilyPMName=spartan6 |
| PROP_DevPackage=ftg256 |
PROP_Synthesis_Tool=XST (VHDL/Verilog) |
| PROP_DevSpeed=-3 |
PROP_PreferredLanguage=Verilog |
| FILE_UCF=1 |
FILE_VERILOG=3 |