Go Back
FEB_4186 01.04.26 14:45:27
Info
14:45:27:ST3_Shared:INFO: oooooooooooooooooooooooooooooooooooooooooooooooooooooooooooo
14:45:27:ST3_Shared:INFO: FEB-Sensor
14:45:27:ST3_Shared:INFO: oooooooooooooooooooooooooooooooooooooooooooooooooooooooooooo
14:45:39:ST3_ModuleSelector:INFO: M7UR0B4011594B2
14:45:39:ST3_ModuleSelector:INFO: 28264
14:45:39:febtest:INFO: Testing FEB with SN 4186
==============================================OOO==============================================
14:45:40:smx_tester:INFO: Scanning setup
14:45:40:elinks:INFO: Disabling clock on downlink 0
14:45:40:elinks:INFO: Disabling clock on downlink 1
14:45:40:elinks:INFO: Disabling clock on downlink 2
14:45:40:elinks:INFO: Disabling clock on downlink 3
14:45:40:elinks:INFO: Disabling clock on downlink 4
14:45:40:setup_element:INFO: Checking SOS, encoding_mode: SOS
14:45:40:master:INFO: Setting encoding mode SOS for groups [0], downlinks [0]
14:45:41:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
14:45:41:elinks:INFO: Disabling clock on downlink 0
14:45:41:elinks:INFO: Disabling clock on downlink 1
14:45:41:elinks:INFO: Disabling clock on downlink 2
14:45:41:elinks:INFO: Disabling clock on downlink 3
14:45:41:elinks:INFO: Disabling clock on downlink 4
14:45:41:setup_element:INFO: Checking SOS, encoding_mode: SOS
14:45:41:master:INFO: Setting encoding mode SOS for groups [0], downlinks [1]
14:45:41:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
14:45:41:elinks:INFO: Disabling clock on downlink 0
14:45:41:elinks:INFO: Disabling clock on downlink 1
14:45:41:elinks:INFO: Disabling clock on downlink 2
14:45:41:elinks:INFO: Disabling clock on downlink 3
14:45:41:elinks:INFO: Disabling clock on downlink 4
14:45:41:setup_element:INFO: Checking SOS, encoding_mode: SOS
14:45:41:master:INFO: Setting encoding mode SOS for groups [0], downlinks [2]
14:45:41:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 16
14:45:41:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 17
14:45:41:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 18
14:45:41:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 19
14:45:41:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 20
14:45:41:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 21
14:45:41:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 22
14:45:41:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 23
14:45:41:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 24
14:45:41:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 25
14:45:41:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 26
14:45:41:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 27
14:45:41:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 28
14:45:41:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 29
14:45:41:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 30
14:45:41:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 31
14:45:41:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
14:45:41:elinks:INFO: Disabling clock on downlink 0
14:45:41:elinks:INFO: Disabling clock on downlink 1
14:45:41:elinks:INFO: Disabling clock on downlink 2
14:45:41:elinks:INFO: Disabling clock on downlink 3
14:45:41:elinks:INFO: Disabling clock on downlink 4
14:45:41:setup_element:INFO: Checking SOS, encoding_mode: SOS
14:45:41:master:INFO: Setting encoding mode SOS for groups [0], downlinks [3]
14:45:41:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
14:45:41:elinks:INFO: Disabling clock on downlink 0
14:45:41:elinks:INFO: Disabling clock on downlink 1
14:45:41:elinks:INFO: Disabling clock on downlink 2
14:45:41:elinks:INFO: Disabling clock on downlink 3
14:45:41:elinks:INFO: Disabling clock on downlink 4
14:45:41:setup_element:INFO: Checking SOS, encoding_mode: SOS
14:45:41:master:INFO: Setting encoding mode SOS for groups [0], downlinks [4]
14:45:41:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
==============================================OOO==============================================
14:45:41:setup_element:INFO: Scanning clock phase
14:45:41:master:INFO: Setting encoding mode SOS for groups [0], downlinks [2]
14:45:41:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [2]
14:45:41:setup_element:INFO: Clock phase scan results for group 0, downlink 2
14:45:41:setup_element:INFO: Eye window for uplink 16: _______________________________________________________________________XXXXXXX__
Clock Delay: 34
14:45:41:setup_element:INFO: Eye window for uplink 17: _______________________________________________________________________XXXXXXX__
Clock Delay: 34
14:45:41:setup_element:INFO: Eye window for uplink 18: ______________________________________________________________________XXXXXXXX__
Clock Delay: 33
14:45:41:setup_element:INFO: Eye window for uplink 19: ______________________________________________________________________XXXXXXXX__
Clock Delay: 33
14:45:41:setup_element:INFO: Eye window for uplink 20: ____________________________________________________________________XXXXXXXXX___
Clock Delay: 32
14:45:41:setup_element:INFO: Eye window for uplink 21: ____________________________________________________________________XXXXXXXXX___
Clock Delay: 32
14:45:41:setup_element:INFO: Eye window for uplink 22: ______________________________________________________________________XXXXXXXX__
Clock Delay: 33
14:45:41:setup_element:INFO: Eye window for uplink 23: ______________________________________________________________________XXXXXXXX__
Clock Delay: 33
14:45:41:setup_element:INFO: Eye window for uplink 24: _____________________________________________________________________XXXXXXXXX__
Clock Delay: 33
14:45:42:setup_element:INFO: Eye window for uplink 25: _____________________________________________________________________XXXXXXXXX__
Clock Delay: 33
14:45:42:setup_element:INFO: Eye window for uplink 26: ______________________________________________________________________XXXXXXXX__
Clock Delay: 33
14:45:42:setup_element:INFO: Eye window for uplink 27: ______________________________________________________________________XXXXXXXX__
Clock Delay: 33
14:45:42:setup_element:INFO: Eye window for uplink 28: ______________________________________________________________________XXXXXXXX__
Clock Delay: 33
14:45:42:setup_element:INFO: Eye window for uplink 29: ______________________________________________________________________XXXXXXXX__
Clock Delay: 33
14:45:42:setup_element:INFO: Eye window for uplink 30: _______________________________________________________________________XXXXXXXXX
Clock Delay: 35
14:45:42:setup_element:INFO: Eye window for uplink 31: _______________________________________________________________________XXXXXXXXX
Clock Delay: 35
14:45:42:setup_element:INFO: Setting the clock phase to 33 for group 0, downlink 2
==============================================OOO==============================================
14:45:42:setup_element:INFO: Scanning data phases
14:45:42:master:INFO: Setting encoding mode SOS for groups [0], downlinks [2]
14:45:42:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [2]
14:45:47:setup_element:INFO: Data phase scan results for group 0, downlink 2
14:45:47:setup_element:INFO: Eye window for uplink 16: __XXXXX_________________________________
Data delay found: 24
14:45:47:setup_element:INFO: Eye window for uplink 17: XXXXX__________________________________X
Data delay found: 21
14:45:47:setup_element:INFO: Eye window for uplink 18: _XXXXX__________________________________
Data delay found: 23
14:45:47:setup_element:INFO: Eye window for uplink 19: __XXXXX_________________________________
Data delay found: 24
14:45:47:setup_element:INFO: Eye window for uplink 20: XXXX___________________________________X
Data delay found: 21
14:45:47:setup_element:INFO: Eye window for uplink 21: XXXXXX__________________________________
Data delay found: 22
14:45:47:setup_element:INFO: Eye window for uplink 22: _XXXXX__________________________________
Data delay found: 23
14:45:47:setup_element:INFO: Eye window for uplink 23: XXXXX__________________________________X
Data delay found: 21
14:45:47:setup_element:INFO: Eye window for uplink 24: _____________XXXXX______________________
Data delay found: 35
14:45:47:setup_element:INFO: Eye window for uplink 25: _______________XXXXX____________________
Data delay found: 37
14:45:47:setup_element:INFO: Eye window for uplink 26: _______________XXXXXXX__________________
Data delay found: 38
14:45:47:setup_element:INFO: Eye window for uplink 27: _________________XXXXXXX________________
Data delay found: 0
14:45:47:setup_element:INFO: Eye window for uplink 28: ___________________XXXXX________________
Data delay found: 1
14:45:47:setup_element:INFO: Eye window for uplink 29: __________________XXXXXX________________
Data delay found: 0
14:45:47:setup_element:INFO: Eye window for uplink 30: ______________________XXXXXX____________
Data delay found: 4
14:45:47:setup_element:INFO: Eye window for uplink 31: _____________________XXXXX______________
Data delay found: 3
14:45:47:setup_element:INFO: Setting the data phase to 24 for uplink 16
14:45:47:setup_element:INFO: Setting the data phase to 21 for uplink 17
14:45:47:setup_element:INFO: Setting the data phase to 23 for uplink 18
14:45:47:setup_element:INFO: Setting the data phase to 24 for uplink 19
14:45:47:setup_element:INFO: Setting the data phase to 21 for uplink 20
14:45:47:setup_element:INFO: Setting the data phase to 22 for uplink 21
14:45:47:setup_element:INFO: Setting the data phase to 23 for uplink 22
14:45:47:setup_element:INFO: Setting the data phase to 21 for uplink 23
14:45:47:setup_element:INFO: Setting the data phase to 35 for uplink 24
14:45:47:setup_element:INFO: Setting the data phase to 37 for uplink 25
14:45:47:setup_element:INFO: Setting the data phase to 38 for uplink 26
14:45:47:setup_element:INFO: Setting the data phase to 0 for uplink 27
14:45:47:setup_element:INFO: Setting the data phase to 1 for uplink 28
14:45:47:setup_element:INFO: Setting the data phase to 0 for uplink 29
14:45:47:setup_element:INFO: Setting the data phase to 4 for uplink 30
14:45:47:setup_element:INFO: Setting the data phase to 3 for uplink 31
==============================================OOO==============================================
14:45:47:setup_element:INFO: Beginning SMX ASICs map scan
14:45:47:master:INFO: Setting encoding mode SOS for groups [0], downlinks [2]
14:45:47:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [2]
14:45:47:master:INFO: Setting encoding mode EOS for groups [0], downlinks [2]
14:45:47:master:INFO: Setting encoding mode FRAME for groups [0], downlinks [2]
14:45:47:uplink:INFO: Setting uplinks mask [16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]
14:45:47:setup_element:INFO: Adding ASIC 0x0, ASIC uplink 0, uplink 23
14:45:47:setup_element:INFO: Adding ASIC 0x0, ASIC uplink 1, uplink 22
14:45:47:setup_element:INFO: Adding ASIC 0x1, ASIC uplink 0, uplink 30
14:45:47:setup_element:INFO: Adding ASIC 0x1, ASIC uplink 1, uplink 31
14:45:47:setup_element:INFO: Adding ASIC 0x2, ASIC uplink 0, uplink 21
14:45:47:setup_element:INFO: Adding ASIC 0x2, ASIC uplink 1, uplink 20
14:45:48:setup_element:INFO: Adding ASIC 0x3, ASIC uplink 0, uplink 28
14:45:48:setup_element:INFO: Adding ASIC 0x3, ASIC uplink 1, uplink 29
14:45:48:setup_element:INFO: Adding ASIC 0x4, ASIC uplink 0, uplink 19
14:45:48:setup_element:INFO: Adding ASIC 0x4, ASIC uplink 1, uplink 18
14:45:48:setup_element:INFO: Adding ASIC 0x5, ASIC uplink 0, uplink 26
14:45:48:setup_element:INFO: Adding ASIC 0x5, ASIC uplink 1, uplink 27
14:45:48:setup_element:INFO: Adding ASIC 0x6, ASIC uplink 0, uplink 17
14:45:48:setup_element:INFO: Adding ASIC 0x6, ASIC uplink 1, uplink 16
14:45:48:setup_element:INFO: Adding ASIC 0x7, ASIC uplink 0, uplink 24
14:45:48:setup_element:INFO: Adding ASIC 0x7, ASIC uplink 1, uplink 25
14:45:50:ST3_emu:INFO:
Setup Element:
Group: 0
Downlink: 2
Uplinks: [16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]
ASICs Map:
ASIC address 0x0: (ASIC uplink, uplink): (0, 23), (1, 22)
ASIC address 0x1: (ASIC uplink, uplink): (0, 30), (1, 31)
ASIC address 0x2: (ASIC uplink, uplink): (0, 21), (1, 20)
ASIC address 0x3: (ASIC uplink, uplink): (0, 28), (1, 29)
ASIC address 0x4: (ASIC uplink, uplink): (0, 19), (1, 18)
ASIC address 0x5: (ASIC uplink, uplink): (0, 26), (1, 27)
ASIC address 0x6: (ASIC uplink, uplink): (0, 17), (1, 16)
ASIC address 0x7: (ASIC uplink, uplink): (0, 24), (1, 25)
Clock Phase Characteristic:
Optimal Phase: 33
Window Length: 68
Eye Windows:
Uplink 16: _______________________________________________________________________XXXXXXX__
Uplink 17: _______________________________________________________________________XXXXXXX__
Uplink 18: ______________________________________________________________________XXXXXXXX__
Uplink 19: ______________________________________________________________________XXXXXXXX__
Uplink 20: ____________________________________________________________________XXXXXXXXX___
Uplink 21: ____________________________________________________________________XXXXXXXXX___
Uplink 22: ______________________________________________________________________XXXXXXXX__
Uplink 23: ______________________________________________________________________XXXXXXXX__
Uplink 24: _____________________________________________________________________XXXXXXXXX__
Uplink 25: _____________________________________________________________________XXXXXXXXX__
Uplink 26: ______________________________________________________________________XXXXXXXX__
Uplink 27: ______________________________________________________________________XXXXXXXX__
Uplink 28: ______________________________________________________________________XXXXXXXX__
Uplink 29: ______________________________________________________________________XXXXXXXX__
Uplink 30: _______________________________________________________________________XXXXXXXXX
Uplink 31: _______________________________________________________________________XXXXXXXXX
Data phase characteristics:
Uplink 16:
Optimal Phase: 24
Window Length: 35
Eye Window: __XXXXX_________________________________
Uplink 17:
Optimal Phase: 21
Window Length: 34
Eye Window: XXXXX__________________________________X
Uplink 18:
Optimal Phase: 23
Window Length: 35
Eye Window: _XXXXX__________________________________
Uplink 19:
Optimal Phase: 24
Window Length: 35
Eye Window: __XXXXX_________________________________
Uplink 20:
Optimal Phase: 21
Window Length: 35
Eye Window: XXXX___________________________________X
Uplink 21:
Optimal Phase: 22
Window Length: 34
Eye Window: XXXXXX__________________________________
Uplink 22:
Optimal Phase: 23
Window Length: 35
Eye Window: _XXXXX__________________________________
Uplink 23:
Optimal Phase: 21
Window Length: 34
Eye Window: XXXXX__________________________________X
Uplink 24:
Optimal Phase: 35
Window Length: 35
Eye Window: _____________XXXXX______________________
Uplink 25:
Optimal Phase: 37
Window Length: 35
Eye Window: _______________XXXXX____________________
Uplink 26:
Optimal Phase: 38
Window Length: 33
Eye Window: _______________XXXXXXX__________________
Uplink 27:
Optimal Phase: 0
Window Length: 33
Eye Window: _________________XXXXXXX________________
Uplink 28:
Optimal Phase: 1
Window Length: 35
Eye Window: ___________________XXXXX________________
Uplink 29:
Optimal Phase: 0
Window Length: 34
Eye Window: __________________XXXXXX________________
Uplink 30:
Optimal Phase: 4
Window Length: 34
Eye Window: ______________________XXXXXX____________
Uplink 31:
Optimal Phase: 3
Window Length: 35
Eye Window: _____________________XXXXX______________
==============================================OOO==============================================
14:45:50:setup_element:INFO: Performing Elink synchronization
14:45:50:master:INFO: Setting encoding mode SOS for groups [0], downlinks [2]
14:45:50:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [2]
14:45:50:master:INFO: Setting encoding mode EOS for groups [0], downlinks [2]
14:45:50:master:INFO: Setting encoding mode FRAME for groups [0], downlinks [2]
==============================================OOO==============================================
14:45:50:setup_element:INFO: Writing SMX Elink masks for group 0, downlink 2
14:45:50:uplink:INFO: Enabling uplinks [16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]
==============================================OOO==============================================
|_________________________________________________________________________|
_addr_|_upli_|_dwnli_|_grp_|_uplinks_|_#uplinks_|_uplinks_map_
0 | [0] | 2 | 0 | [23] | 2 | [(0, 23), (1, 22)]
1 | [0] | 2 | 0 | [30] | 2 | [(0, 30), (1, 31)]
2 | [0] | 2 | 0 | [21] | 2 | [(0, 21), (1, 20)]
3 | [0] | 2 | 0 | [28] | 2 | [(0, 28), (1, 29)]
4 | [0] | 2 | 0 | [19] | 2 | [(0, 19), (1, 18)]
5 | [0] | 2 | 0 | [26] | 2 | [(0, 26), (1, 27)]
6 | [0] | 2 | 0 | [17] | 2 | [(0, 17), (1, 16)]
7 | [0] | 2 | 0 | [24] | 2 | [(0, 24), (1, 25)]
|_________________________________________________________________________|
14:45:50:febtest:INFO: Init all SMX (CSA): 30
14:46:03:febtest:INFO: _Addr_|___________ASIC-ID_____________|_T_[C]_|_Vddm_[mV]_
14:46:03:febtest:INFO: 23-00 | XA-000-09-004-019-008-008-06 | 37.7 | 1088.3
14:46:04:febtest:INFO: 30-01 | XA-000-09-004-019-010-020-02 | 40.9 | 1094.2
14:46:04:febtest:INFO: 21-02 | XA-000-09-004-019-008-009-06 | 31.4 | 1124.0
14:46:04:febtest:INFO: 28-03 | XA-000-09-004-019-016-021-01 | 12.4 | 1189.2
14:46:04:febtest:INFO: 19-04 | XA-000-09-004-019-005-007-01 | 28.2 | 1124.0
14:46:04:febtest:INFO: 26-05 | XA-000-09-004-019-013-020-10 | 21.9 | 1171.5
14:46:05:febtest:INFO: 17-06 | XA-000-09-004-019-011-008-08 | 37.7 | 1094.2
14:46:05:febtest:INFO: 24-07 | XA-000-09-004-019-005-008-01 | 34.6 | 1118.1
14:46:06:febtest:INFO: Set all CSA to ZERO
FEB type: B FEB_A: 0 FEB_B: 1
14:46:08:ST3_smx:INFO: chip: 23-0 37.726682 C 1153.732915 mV
14:46:08:ST3_discr_histo:WARNING: Not enough entries for fit!!!
14:46:08:ST3_discr_histo:WARNING: Not enough entries for fit!!!
14:46:08:ST3_smx:INFO: Electrons
14:46:14:ST3_smx:INFO: Total # of broken channels: 8
14:46:14:ST3_smx:INFO: List of broken channels: [11, 63, 67, 69, 72, 77, 79, 113]
14:46:14:ST3_smx:INFO: Total # of broken channels: 5
14:46:14:ST3_smx:INFO: List of broken channels: [0, 1, 2, 4, 6]
THistPainter::MakeChopt:0: RuntimeWarning: option SCAT is deprecated.
THistPainter::MakeChopt:0: RuntimeWarning: option SCAT is deprecated.
14:46:16:ST3_smx:INFO: chip: 30-1 40.898880 C 1147.806000 mV
14:46:16:ST3_discr_histo:WARNING: Not enough entries for fit!!!
14:46:16:ST3_discr_histo:WARNING: Not enough entries for fit!!!
14:46:16:ST3_smx:INFO: Electrons
14:46:23:ST3_smx:INFO: Total # of broken channels: 12
14:46:23:ST3_smx:INFO: List of broken channels: [0, 21, 32, 52, 55, 60, 62, 65, 76, 106, 112, 118]
14:46:23:ST3_smx:INFO: Total # of broken channels: 0
14:46:23:ST3_smx:INFO: List of broken channels: []
THistPainter::MakeChopt:0: RuntimeWarning: option SCAT is deprecated.
THistPainter::MakeChopt:0: RuntimeWarning: option SCAT is deprecated.
14:46:25:ST3_smx:INFO: chip: 21-2 31.389742 C 1183.292940 mV
14:46:25:ST3_discr_histo:WARNING: Not enough entries for fit!!!
14:46:25:ST3_discr_histo:WARNING: Not enough entries for fit!!!
14:46:25:ST3_smx:INFO: Electrons
14:46:31:ST3_smx:INFO: Total # of broken channels: 4
14:46:31:ST3_smx:INFO: List of broken channels: [21, 28, 103, 108]
14:46:31:ST3_smx:INFO: Total # of broken channels: 2
14:46:31:ST3_smx:INFO: List of broken channels: [7, 23]
THistPainter::MakeChopt:0: RuntimeWarning: option SCAT is deprecated.
THistPainter::MakeChopt:0: RuntimeWarning: option SCAT is deprecated.
14:46:33:ST3_smx:INFO: chip: 28-3 15.590880 C 1253.730060 mV
14:46:33:ST3_discr_histo:WARNING: Not enough entries for fit!!!
14:46:33:ST3_discr_histo:WARNING: Not enough entries for fit!!!
14:46:33:ST3_smx:INFO: Electrons
14:46:40:ST3_smx:INFO: Total # of broken channels: 6
14:46:40:ST3_smx:INFO: List of broken channels: [9, 31, 53, 61, 105, 115]
14:46:40:ST3_smx:INFO: Total # of broken channels: 10
14:46:40:ST3_smx:INFO: List of broken channels: [37, 41, 47, 49, 107, 109, 111, 119, 120, 126]
THistPainter::MakeChopt:0: RuntimeWarning: option SCAT is deprecated.
THistPainter::MakeChopt:0: RuntimeWarning: option SCAT is deprecated.
14:46:41:ST3_smx:INFO: chip: 19-4 31.389742 C 1177.390875 mV
14:46:41:ST3_discr_histo:WARNING: Not enough entries for fit!!!
14:46:41:ST3_discr_histo:WARNING: Not enough entries for fit!!!
14:46:41:ST3_smx:INFO: Electrons
14:46:48:ST3_smx:INFO: Total # of broken channels: 6
14:46:48:ST3_smx:INFO: List of broken channels: [12, 32, 51, 60, 98, 107]
14:46:48:ST3_smx:INFO: Total # of broken channels: 0
14:46:48:ST3_smx:INFO: List of broken channels: []
THistPainter::MakeChopt:0: RuntimeWarning: option SCAT is deprecated.
THistPainter::MakeChopt:0: RuntimeWarning: option SCAT is deprecated.
14:46:50:ST3_smx:INFO: chip: 26-5 28.225000 C 1218.600960 mV
14:46:50:ST3_discr_histo:WARNING: Not enough entries for fit!!!
14:46:50:ST3_discr_histo:WARNING: Not enough entries for fit!!!
14:46:50:ST3_smx:INFO: Electrons
14:46:56:ST3_smx:INFO: Total # of broken channels: 8
14:46:56:ST3_smx:INFO: List of broken channels: [2, 43, 44, 45, 75, 99, 110, 114]
14:46:56:ST3_smx:INFO: Total # of broken channels: 9
14:46:56:ST3_smx:INFO: List of broken channels: [3, 10, 11, 13, 18, 25, 100, 108, 120]
THistPainter::MakeChopt:0: RuntimeWarning: option SCAT is deprecated.
THistPainter::MakeChopt:0: RuntimeWarning: option SCAT is deprecated.
14:46:58:ST3_smx:INFO: chip: 17-6 44.073563 C 1147.806000 mV
14:46:58:ST3_discr_histo:WARNING: Not enough entries for fit!!!
14:46:58:ST3_discr_histo:WARNING: Not enough entries for fit!!!
14:46:58:ST3_smx:INFO: Electrons
14:47:04:ST3_smx:INFO: Total # of broken channels: 7
14:47:04:ST3_smx:INFO: List of broken channels: [12, 23, 29, 77, 87, 97, 122]
14:47:04:ST3_smx:INFO: Total # of broken channels: 2
14:47:04:ST3_smx:INFO: List of broken channels: [7, 40]
THistPainter::MakeChopt:0: RuntimeWarning: option SCAT is deprecated.
THistPainter::MakeChopt:0: RuntimeWarning: option SCAT is deprecated.
14:47:06:ST3_smx:INFO: chip: 24-7 40.898880 C 1159.654860 mV
14:47:06:ST3_discr_histo:WARNING: Not enough entries for fit!!!
14:47:06:ST3_discr_histo:WARNING: Not enough entries for fit!!!
14:47:06:ST3_smx:INFO: Electrons
14:47:13:ST3_smx:INFO: Total # of broken channels: 6
14:47:13:ST3_smx:INFO: List of broken channels: [22, 51, 84, 88, 105, 114]
14:47:13:ST3_smx:INFO: Total # of broken channels: 1
14:47:13:ST3_smx:INFO: List of broken channels: [25]
THistPainter::MakeChopt:0: RuntimeWarning: option SCAT is deprecated.
THistPainter::MakeChopt:0: RuntimeWarning: option SCAT is deprecated.
14:47:13:febtest:INFO: _Addr_|___________ASIC-ID_____________|_T_[C]_|_Vddm_[mV]_
14:47:13:febtest:INFO: 23-00 | XA-000-09-004-019-008-008-06 | 47.3 | 1165.6
14:47:13:febtest:INFO: 30-01 | XA-000-09-004-019-010-020-02 | 50.4 | 1159.7
14:47:14:febtest:INFO: 21-02 | XA-000-09-004-019-008-009-06 | 37.7 | 1195.1
14:47:14:febtest:INFO: 28-03 | XA-000-09-004-019-016-021-01 | 21.9 | 1277.1
14:47:14:febtest:INFO: 19-04 | XA-000-09-004-019-005-007-01 | 37.7 | 1201.0
14:47:14:febtest:INFO: 26-05 | XA-000-09-004-019-013-020-10 | 28.2 | 1242.0
14:47:14:febtest:INFO: 17-06 | XA-000-09-004-019-011-008-08 | 47.3 | 1165.6
14:47:15:febtest:INFO: 24-07 | XA-000-09-004-019-005-008-01 | 44.1 | 1177.4
{'CSA_FRONT': 55, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 55, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 55, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 55, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 55, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 55, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 55, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 55, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 55, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 55, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 55, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 55, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 55, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 55, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 55, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 55, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 55, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 55, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 55, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 55, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 55, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 55, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 55, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 55, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
############################################################
# S U M M A R Y #
############################################################
TEST_NAME : FEB-Sensor
TEST_DATE : 26_04_01-14_45_27
OPERATOR : Oleksandr S.; Ralf K.;
SITE : GSI | SETUP : GSI_TEST_SETUP_1
------------------------------------------------------------
| FEB_SN : 4186| FEB_TYPE : 8.2| FEB_UPLINKS : 2| FEB_B
AMP_MODE : STS
------------------------------------------------------------
SENSOR_NAME: 28264 | SIZE: 62x124 | GRADE: A
MODULE_NAME: M7UR0B4011594B2
LADDER_NAME: L7UR001159
------------------------------------------------------------
VI_before_Init : ['0.000', '0.0000', '0.000', '0.0000', '2.450', '1.4000', '1.848', '1.9520']
VI_after__Init : ['0.000', '0.0000', '0.000', '0.0000', '2.450', '2.0140', '1.850', '2.6110']
VI_at__the_End : ['0.000', '0.0000', '0.000', '0.0000', '2.450', '1.9730', '1.850', '0.6734']