Go Back
FEB_3356 25.02.26 10:12:57
Info
10:12:57:ST3_Shared:INFO: oooooooooooooooooooooooooooooooooooooooooooooooooooooooooooo
10:12:57:ST3_Shared:INFO: FEB-Microcable
10:12:57:ST3_Shared:INFO: oooooooooooooooooooooooooooooooooooooooooooooooooooooooooooo
10:12:57:febtest:INFO: Testing FEB with SN 3356
10:12:58:smx_tester:INFO: Scanning setup
10:12:58:elinks:INFO: Disabling clock on downlink 0
10:12:58:elinks:INFO: Disabling clock on downlink 1
10:12:58:elinks:INFO: Disabling clock on downlink 2
10:12:58:elinks:INFO: Disabling clock on downlink 3
10:12:58:elinks:INFO: Disabling clock on downlink 4
10:12:58:setup_element:INFO: Checking SOS, encoding_mode: SOS
10:12:58:master:INFO: Setting encoding mode SOS for groups [0], downlinks [0]
10:12:58:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
10:12:58:elinks:INFO: Disabling clock on downlink 0
10:12:58:elinks:INFO: Disabling clock on downlink 1
10:12:58:elinks:INFO: Disabling clock on downlink 2
10:12:58:elinks:INFO: Disabling clock on downlink 3
10:12:58:elinks:INFO: Disabling clock on downlink 4
10:12:59:setup_element:INFO: Checking SOS, encoding_mode: SOS
10:12:59:master:INFO: Setting encoding mode SOS for groups [0], downlinks [1]
10:12:59:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 0
10:12:59:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 1
10:12:59:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 2
10:12:59:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 3
10:12:59:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 4
10:12:59:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 5
10:12:59:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 6
10:12:59:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 7
10:12:59:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 8
10:12:59:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 9
10:12:59:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 10
10:12:59:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 11
10:12:59:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 12
10:12:59:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 13
10:12:59:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 14
10:12:59:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 15
10:12:59:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
10:12:59:elinks:INFO: Disabling clock on downlink 0
10:12:59:elinks:INFO: Disabling clock on downlink 1
10:12:59:elinks:INFO: Disabling clock on downlink 2
10:12:59:elinks:INFO: Disabling clock on downlink 3
10:12:59:elinks:INFO: Disabling clock on downlink 4
10:12:59:setup_element:INFO: Checking SOS, encoding_mode: SOS
10:12:59:master:INFO: Setting encoding mode SOS for groups [0], downlinks [2]
10:12:59:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
10:12:59:elinks:INFO: Disabling clock on downlink 0
10:12:59:elinks:INFO: Disabling clock on downlink 1
10:12:59:elinks:INFO: Disabling clock on downlink 2
10:12:59:elinks:INFO: Disabling clock on downlink 3
10:12:59:elinks:INFO: Disabling clock on downlink 4
10:12:59:setup_element:INFO: Checking SOS, encoding_mode: SOS
10:12:59:master:INFO: Setting encoding mode SOS for groups [0], downlinks [3]
10:12:59:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
10:12:59:elinks:INFO: Disabling clock on downlink 0
10:12:59:elinks:INFO: Disabling clock on downlink 1
10:12:59:elinks:INFO: Disabling clock on downlink 2
10:12:59:elinks:INFO: Disabling clock on downlink 3
10:12:59:elinks:INFO: Disabling clock on downlink 4
10:12:59:setup_element:INFO: Checking SOS, encoding_mode: SOS
10:12:59:master:INFO: Setting encoding mode SOS for groups [0], downlinks [4]
10:12:59:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
10:12:59:setup_element:INFO: Scanning clock phase
10:12:59:master:INFO: Setting encoding mode SOS for groups [0], downlinks [1]
10:12:59:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [1]
10:12:59:setup_element:INFO: Clock phase scan results for group 0, downlink 1
10:12:59:setup_element:INFO: Eye window for uplink 0 : ___________________________________________________________________________XXXX_
Clock Delay: 36
10:12:59:setup_element:INFO: Eye window for uplink 1 : ___________________________________________________________________________XXXX_
Clock Delay: 36
10:12:59:setup_element:INFO: Eye window for uplink 2 : __________________________________________________________________________XXXXXX
Clock Delay: 36
10:12:59:setup_element:INFO: Eye window for uplink 3 : __________________________________________________________________________XXXXXX
Clock Delay: 36
10:12:59:setup_element:INFO: Eye window for uplink 4 : __________________________________________________________________________XXXXX_
Clock Delay: 36
10:12:59:setup_element:INFO: Eye window for uplink 5 : __________________________________________________________________________XXXXX_
Clock Delay: 36
10:12:59:setup_element:INFO: Eye window for uplink 6 : _________________________________________________________________________XXXXXXX
Clock Delay: 36
10:12:59:setup_element:INFO: Eye window for uplink 7 : _________________________________________________________________________XXXXXXX
Clock Delay: 36
10:12:59:setup_element:INFO: Eye window for uplink 8 : _________________________________________________________________________XXXXX__
Clock Delay: 35
10:12:59:setup_element:INFO: Eye window for uplink 9 : _________________________________________________________________________XXXXX__
Clock Delay: 35
10:12:59:setup_element:INFO: Eye window for uplink 10: _________________________________________________________________________XXXXXX_
Clock Delay: 35
10:12:59:setup_element:INFO: Eye window for uplink 11: _________________________________________________________________________XXXXXX_
Clock Delay: 35
10:12:59:setup_element:INFO: Eye window for uplink 12: ___________________________________________________________________________XXXXX
Clock Delay: 37
10:12:59:setup_element:INFO: Eye window for uplink 13: ___________________________________________________________________________XXXXX
Clock Delay: 37
10:12:59:setup_element:INFO: Eye window for uplink 14: __________________________________________________________________________XXXXX_
Clock Delay: 36
10:12:59:setup_element:INFO: Eye window for uplink 15: __________________________________________________________________________XXXXX_
Clock Delay: 36
10:12:59:setup_element:INFO: Setting the clock phase to 36 for group 0, downlink 1
10:12:59:setup_element:INFO: Scanning data phases
10:12:59:master:INFO: Setting encoding mode SOS for groups [0], downlinks [1]
10:13:00:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [1]
10:13:05:setup_element:INFO: Data phase scan results for group 0, downlink 1
10:13:05:setup_element:INFO: Eye window for uplink 0 : _____________XXXXX______________________
Data delay found: 35
10:13:05:setup_element:INFO: Eye window for uplink 1 : __________XXXXX_________________________
Data delay found: 32
10:13:05:setup_element:INFO: Eye window for uplink 2 : _________XXXX___________________________
Data delay found: 30
10:13:05:setup_element:INFO: Eye window for uplink 3 : ________XXXX____________________________
Data delay found: 29
10:13:05:setup_element:INFO: Eye window for uplink 4 : _______XXXX_____________________________
Data delay found: 28
10:13:05:setup_element:INFO: Eye window for uplink 5 : _______XXXX_____________________________
Data delay found: 28
10:13:05:setup_element:INFO: Eye window for uplink 6 : XXXX___________________________________X
Data delay found: 21
10:13:05:setup_element:INFO: Eye window for uplink 7 : XX___________________________________XXX
Data delay found: 19
10:13:05:setup_element:INFO: Eye window for uplink 8 : ___________________________XXXXX________
Data delay found: 9
10:13:05:setup_element:INFO: Eye window for uplink 9 : ______________________________XXXX______
Data delay found: 11
10:13:05:setup_element:INFO: Eye window for uplink 10: ______________________________XXXXX_____
Data delay found: 12
10:13:05:setup_element:INFO: Eye window for uplink 11: _______________________________XXXXX____
Data delay found: 13
10:13:05:setup_element:INFO: Eye window for uplink 12: _________________________________XXXXX__
Data delay found: 15
10:13:05:setup_element:INFO: Eye window for uplink 13: __________________________________XXXX__
Data delay found: 15
10:13:05:setup_element:INFO: Eye window for uplink 14: ________________________________XXXX____
Data delay found: 13
10:13:05:setup_element:INFO: Eye window for uplink 15: ________________________________XXXXX___
Data delay found: 14
10:13:05:setup_element:INFO: Setting the data phase to 35 for uplink 0
10:13:05:setup_element:INFO: Setting the data phase to 32 for uplink 1
10:13:05:setup_element:INFO: Setting the data phase to 30 for uplink 2
10:13:05:setup_element:INFO: Setting the data phase to 29 for uplink 3
10:13:05:setup_element:INFO: Setting the data phase to 28 for uplink 4
10:13:05:setup_element:INFO: Setting the data phase to 28 for uplink 5
10:13:05:setup_element:INFO: Setting the data phase to 21 for uplink 6
10:13:05:setup_element:INFO: Setting the data phase to 19 for uplink 7
10:13:05:setup_element:INFO: Setting the data phase to 9 for uplink 8
10:13:05:setup_element:INFO: Setting the data phase to 11 for uplink 9
10:13:05:setup_element:INFO: Setting the data phase to 12 for uplink 10
10:13:05:setup_element:INFO: Setting the data phase to 13 for uplink 11
10:13:05:setup_element:INFO: Setting the data phase to 15 for uplink 12
10:13:05:setup_element:INFO: Setting the data phase to 15 for uplink 13
10:13:05:setup_element:INFO: Setting the data phase to 13 for uplink 14
10:13:05:setup_element:INFO: Setting the data phase to 14 for uplink 15
10:13:05:setup_element:INFO: Beginning SMX ASICs map scan
10:13:05:master:INFO: Setting encoding mode SOS for groups [0], downlinks [1]
10:13:05:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [1]
10:13:05:master:INFO: Setting encoding mode EOS for groups [0], downlinks [1]
10:13:05:master:INFO: Setting encoding mode FRAME for groups [0], downlinks [1]
10:13:05:uplink:INFO: Setting uplinks mask [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]
10:13:05:setup_element:INFO: Adding ASIC 0x0, ASIC uplink 0, uplink 1
10:13:05:setup_element:INFO: Adding ASIC 0x0, ASIC uplink 1, uplink 0
10:13:05:setup_element:INFO: Adding ASIC 0x1, ASIC uplink 0, uplink 8
10:13:05:setup_element:INFO: Adding ASIC 0x1, ASIC uplink 1, uplink 9
10:13:05:setup_element:INFO: Adding ASIC 0x2, ASIC uplink 0, uplink 3
10:13:05:setup_element:INFO: Adding ASIC 0x2, ASIC uplink 1, uplink 2
10:13:05:setup_element:INFO: Adding ASIC 0x3, ASIC uplink 0, uplink 10
10:13:05:setup_element:INFO: Adding ASIC 0x3, ASIC uplink 1, uplink 11
10:13:06:setup_element:INFO: Adding ASIC 0x4, ASIC uplink 0, uplink 5
10:13:06:setup_element:INFO: Adding ASIC 0x4, ASIC uplink 1, uplink 4
10:13:06:setup_element:INFO: Adding ASIC 0x5, ASIC uplink 0, uplink 12
10:13:06:setup_element:INFO: Adding ASIC 0x5, ASIC uplink 1, uplink 13
10:13:06:setup_element:INFO: Adding ASIC 0x6, ASIC uplink 0, uplink 7
10:13:06:setup_element:INFO: Adding ASIC 0x6, ASIC uplink 1, uplink 6
10:13:06:setup_element:INFO: Adding ASIC 0x7, ASIC uplink 0, uplink 14
10:13:06:setup_element:INFO: Adding ASIC 0x7, ASIC uplink 1, uplink 15
10:13:07:setup_element:INFO: Performing Elink synchronization
10:13:07:master:INFO: Setting encoding mode SOS for groups [0], downlinks [1]
10:13:07:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [1]
10:13:07:master:INFO: Setting encoding mode EOS for groups [0], downlinks [1]
10:13:07:master:INFO: Setting encoding mode FRAME for groups [0], downlinks [1]
10:13:07:setup_element:INFO: Writing SMX Elink masks for group 0, downlink 1
10:13:07:uplink:INFO: Enabling uplinks [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]
|_________________________________________________________________________|
_addr_|_upli_|_dwnli_|_grp_|_uplinks_|_#uplinks_|_uplinks_map_
0 | [0] | 1 | 0 | [1] | 2 | [(0, 1), (1, 0)]
1 | [0] | 1 | 0 | [8] | 2 | [(0, 8), (1, 9)]
2 | [0] | 1 | 0 | [3] | 2 | [(0, 3), (1, 2)]
3 | [0] | 1 | 0 | [10] | 2 | [(0, 10), (1, 11)]
4 | [0] | 1 | 0 | [5] | 2 | [(0, 5), (1, 4)]
5 | [0] | 1 | 0 | [12] | 2 | [(0, 12), (1, 13)]
6 | [0] | 1 | 0 | [7] | 2 | [(0, 7), (1, 6)]
7 | [0] | 1 | 0 | [14] | 2 | [(0, 14), (1, 15)]
|_________________________________________________________________________|
10:13:08:febtest:INFO: Init all SMX (CSA): 30
10:13:26:febtest:INFO: _Addr_|___________ASIC-ID_____________|_T_[C]_|_Vddm_[mV]_
10:13:27:febtest:INFO: 01-00 | XA-000-09-004-017-015-007-07 | 50.4 | 1112.1
10:13:27:febtest:INFO: 08-01 | XA-000-09-004-017-011-020-06 | 28.2 | 1189.2
10:13:27:febtest:INFO: 03-02 | XA-000-09-004-017-012-007-09 | 40.9 | 1147.8
10:13:27:febtest:INFO: 10-03 | XA-000-09-004-017-014-020-13 | 37.7 | 1165.6
10:13:27:febtest:INFO: 05-04 | XA-000-09-004-017-005-020-15 | 47.3 | 1135.9
10:13:28:febtest:INFO: 12-05 | XA-000-09-004-017-002-019-07 | 47.3 | 1130.0
10:13:28:febtest:INFO: 07-06 | XA-000-09-004-017-008-020-08 | 53.6 | 1112.1
10:13:28:febtest:INFO: 14-07 | XA-000-09-004-017-005-019-15 | 44.1 | 1141.9
10:13:29:febtest:INFO: Set all CSA to ZERO
FEB type: A FEB_A: 1 FEB_B: 0
10:13:31:ST3_smx:INFO: chip: 1-0 53.612520 C 1118.096875 mV
10:13:31:ST3_discr_histo:WARNING: Not enough entries for fit!!!
10:13:31:ST3_discr_histo:WARNING: Not enough entries for fit!!!
10:13:31:ST3_smx:INFO: Electrons
10:13:31:ST3_smx:INFO: # loops 0
10:13:33:ST3_smx:INFO: # loops 1
10:13:35:ST3_smx:INFO: # loops 2
10:13:37:ST3_smx:INFO: Total # of broken channels: 0
10:13:37:ST3_smx:INFO: List of broken channels: []
10:13:37:ST3_smx:INFO: Total # of broken channels: 0
10:13:37:ST3_smx:INFO: List of broken channels: []
10:13:39:ST3_smx:INFO: chip: 8-1 31.389742 C 1200.969315 mV
10:13:39:ST3_discr_histo:WARNING: Not enough entries for fit!!!
10:13:39:ST3_discr_histo:WARNING: Not enough entries for fit!!!
10:13:39:ST3_smx:INFO: Electrons
10:13:39:ST3_smx:INFO: # loops 0
10:13:41:ST3_smx:INFO: # loops 1
10:13:43:ST3_smx:INFO: # loops 2
10:13:45:ST3_smx:INFO: Total # of broken channels: 0
10:13:45:ST3_smx:INFO: List of broken channels: []
10:13:45:ST3_smx:INFO: Total # of broken channels: 0
10:13:45:ST3_smx:INFO: List of broken channels: []
10:13:46:ST3_smx:INFO: chip: 3-2 44.073563 C 1159.654860 mV
10:13:46:ST3_discr_histo:WARNING: Not enough entries for fit!!!
10:13:46:ST3_discr_histo:WARNING: Not enough entries for fit!!!
10:13:46:ST3_smx:INFO: Electrons
10:13:46:ST3_smx:INFO: # loops 0
10:13:49:ST3_smx:INFO: # loops 1
10:13:51:ST3_smx:INFO: # loops 2
10:13:53:ST3_smx:INFO: Total # of broken channels: 0
10:13:53:ST3_smx:INFO: List of broken channels: []
10:13:53:ST3_smx:INFO: Total # of broken channels: 1
10:13:53:ST3_smx:INFO: List of broken channels: [82]
10:13:55:ST3_smx:INFO: chip: 10-3 37.726682 C 1183.292940 mV
10:13:55:ST3_discr_histo:WARNING: Not enough entries for fit!!!
10:13:55:ST3_discr_histo:WARNING: Not enough entries for fit!!!
10:13:55:ST3_smx:INFO: Electrons
10:13:55:ST3_smx:INFO: # loops 0
10:13:57:ST3_smx:INFO: # loops 1
10:13:58:ST3_smx:INFO: # loops 2
10:14:00:ST3_smx:INFO: Total # of broken channels: 0
10:14:00:ST3_smx:INFO: List of broken channels: []
10:14:00:ST3_smx:INFO: Total # of broken channels: 0
10:14:00:ST3_smx:INFO: List of broken channels: []
10:14:02:ST3_smx:INFO: chip: 5-4 47.250730 C 1147.806000 mV
10:14:02:ST3_discr_histo:WARNING: Not enough entries for fit!!!
10:14:02:ST3_discr_histo:WARNING: Not enough entries for fit!!!
10:14:02:ST3_smx:INFO: Electrons
10:14:02:ST3_smx:INFO: # loops 0
10:14:04:ST3_smx:INFO: # loops 1
10:14:06:ST3_smx:INFO: # loops 2
10:14:08:ST3_smx:INFO: Total # of broken channels: 0
10:14:08:ST3_smx:INFO: List of broken channels: []
10:14:08:ST3_smx:INFO: Total # of broken channels: 0
10:14:08:ST3_smx:INFO: List of broken channels: []
10:14:09:ST3_smx:INFO: chip: 12-5 47.250730 C 1141.874115 mV
10:14:09:ST3_discr_histo:WARNING: Not enough entries for fit!!!
10:14:09:ST3_discr_histo:WARNING: Not enough entries for fit!!!
10:14:09:ST3_smx:INFO: Electrons
10:14:09:ST3_smx:INFO: # loops 0
10:14:11:ST3_smx:INFO: # loops 1
10:14:13:ST3_smx:INFO: # loops 2
10:14:15:ST3_smx:INFO: Total # of broken channels: 0
10:14:15:ST3_smx:INFO: List of broken channels: []
10:14:15:ST3_smx:INFO: Total # of broken channels: 0
10:14:15:ST3_smx:INFO: List of broken channels: []
10:14:17:ST3_smx:INFO: chip: 7-6 53.612520 C 1124.048640 mV
10:14:17:ST3_discr_histo:WARNING: Not enough entries for fit!!!
10:14:17:ST3_discr_histo:WARNING: Not enough entries for fit!!!
10:14:17:ST3_smx:INFO: Electrons
10:14:17:ST3_smx:INFO: # loops 0
10:14:19:ST3_smx:INFO: # loops 1
10:14:21:ST3_smx:INFO: # loops 2
10:14:23:ST3_smx:INFO: Total # of broken channels: 0
10:14:23:ST3_smx:INFO: List of broken channels: []
10:14:23:ST3_smx:INFO: Total # of broken channels: 0
10:14:23:ST3_smx:INFO: List of broken channels: []
10:14:25:ST3_smx:INFO: chip: 14-7 44.073563 C 1153.732915 mV
10:14:25:ST3_discr_histo:WARNING: Not enough entries for fit!!!
10:14:25:ST3_discr_histo:WARNING: Not enough entries for fit!!!
10:14:25:ST3_smx:INFO: Electrons
10:14:25:ST3_smx:INFO: # loops 0
10:14:27:ST3_smx:INFO: # loops 1
10:14:29:ST3_smx:INFO: # loops 2
10:14:31:ST3_smx:INFO: Total # of broken channels: 0
10:14:31:ST3_smx:INFO: List of broken channels: []
10:14:31:ST3_smx:INFO: Total # of broken channels: 0
10:14:31:ST3_smx:INFO: List of broken channels: []
10:14:31:febtest:INFO: _Addr_|___________ASIC-ID_____________|_T_[C]_|_Vddm_[mV]_
10:14:32:febtest:INFO: 01-00 | XA-000-09-004-017-015-007-07 | 56.8 | 1141.9
10:14:32:febtest:INFO: 08-01 | XA-000-09-004-017-011-020-06 | 34.6 | 1224.5
10:14:32:febtest:INFO: 03-02 | XA-000-09-004-017-012-007-09 | 44.1 | 1183.3
10:14:32:febtest:INFO: 10-03 | XA-000-09-004-017-014-020-13 | 40.9 | 1201.0
10:14:33:febtest:INFO: 05-04 | XA-000-09-004-017-005-020-15 | 50.4 | 1165.6
10:14:33:febtest:INFO: 12-05 | XA-000-09-004-017-002-019-07 | 50.4 | 1159.7
10:14:33:febtest:INFO: 07-06 | XA-000-09-004-017-008-020-08 | 56.8 | 1141.9
10:14:33:febtest:INFO: 14-07 | XA-000-09-004-017-005-019-15 | 47.3 | 1171.5
############################################################
# S U M M A R Y #
############################################################
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
############################################################
# S U M M A R Y #
############################################################
TEST_NAME : FEB-Microcable
TEST_DATE : 26_02_25-10_12_57
OPERATOR : Alois Alzheimer
SITE : KIT | SETUP : KIT_TEST_SETUP_1
------------------------------------------------------------
| FEB_SN : 3356| FEB_TYPE : 8.2| FEB_UPLINKS : 2| FEB_A
------------------------------------------------------------
------------------------------------------------------------
VI_before_Init : ['2.449', '1.5860', '1.850', '1.9110', '0.000', '0.0000', '0.000', '0.0000']
VI_after__Init : ['2.450', '2.0350', '1.850', '2.5130', '0.000', '0.0000', '0.000', '0.0000']
VI_at__the_End : ['2.450', '2.0020', '1.850', '0.5335', '0.000', '0.0000', '0.000', '0.0000']