Go Back
FEB_3379 30.03.26 08:45:15
Info
08:45:15:ST3_Shared:INFO: oooooooooooooooooooooooooooooooooooooooooooooooooooooooooooo
08:45:15:ST3_Shared:INFO: FEB-Microcable
08:45:15:ST3_Shared:INFO: oooooooooooooooooooooooooooooooooooooooooooooooooooooooooooo
08:45:15:febtest:INFO: Testing FEB with SN 3379
08:45:16:smx_tester:INFO: Scanning setup
08:45:16:elinks:INFO: Disabling clock on downlink 0
08:45:16:elinks:INFO: Disabling clock on downlink 1
08:45:16:elinks:INFO: Disabling clock on downlink 2
08:45:16:elinks:INFO: Disabling clock on downlink 3
08:45:16:elinks:INFO: Disabling clock on downlink 4
08:45:16:setup_element:INFO: Checking SOS, encoding_mode: SOS
08:45:16:master:INFO: Setting encoding mode SOS for groups [0], downlinks [0]
08:45:17:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
08:45:17:elinks:INFO: Disabling clock on downlink 0
08:45:17:elinks:INFO: Disabling clock on downlink 1
08:45:17:elinks:INFO: Disabling clock on downlink 2
08:45:17:elinks:INFO: Disabling clock on downlink 3
08:45:17:elinks:INFO: Disabling clock on downlink 4
08:45:17:setup_element:INFO: Checking SOS, encoding_mode: SOS
08:45:17:master:INFO: Setting encoding mode SOS for groups [0], downlinks [1]
08:45:17:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 0
08:45:17:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 1
08:45:17:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 2
08:45:17:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 3
08:45:17:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 4
08:45:17:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 5
08:45:17:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 6
08:45:17:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 7
08:45:17:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 8
08:45:17:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 9
08:45:17:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 10
08:45:17:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 11
08:45:17:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 12
08:45:17:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 13
08:45:17:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 14
08:45:17:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 15
08:45:17:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
08:45:17:elinks:INFO: Disabling clock on downlink 0
08:45:17:elinks:INFO: Disabling clock on downlink 1
08:45:17:elinks:INFO: Disabling clock on downlink 2
08:45:17:elinks:INFO: Disabling clock on downlink 3
08:45:17:elinks:INFO: Disabling clock on downlink 4
08:45:17:setup_element:INFO: Checking SOS, encoding_mode: SOS
08:45:17:master:INFO: Setting encoding mode SOS for groups [0], downlinks [2]
08:45:17:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
08:45:17:elinks:INFO: Disabling clock on downlink 0
08:45:17:elinks:INFO: Disabling clock on downlink 1
08:45:17:elinks:INFO: Disabling clock on downlink 2
08:45:17:elinks:INFO: Disabling clock on downlink 3
08:45:17:elinks:INFO: Disabling clock on downlink 4
08:45:17:setup_element:INFO: Checking SOS, encoding_mode: SOS
08:45:17:master:INFO: Setting encoding mode SOS for groups [0], downlinks [3]
08:45:17:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
08:45:17:elinks:INFO: Disabling clock on downlink 0
08:45:17:elinks:INFO: Disabling clock on downlink 1
08:45:17:elinks:INFO: Disabling clock on downlink 2
08:45:17:elinks:INFO: Disabling clock on downlink 3
08:45:17:elinks:INFO: Disabling clock on downlink 4
08:45:17:setup_element:INFO: Checking SOS, encoding_mode: SOS
08:45:17:master:INFO: Setting encoding mode SOS for groups [0], downlinks [4]
08:45:17:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
08:45:17:setup_element:INFO: Scanning clock phase
08:45:17:master:INFO: Setting encoding mode SOS for groups [0], downlinks [1]
08:45:17:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [1]
08:45:17:setup_element:INFO: Clock phase scan results for group 0, downlink 1
08:45:17:setup_element:INFO: Eye window for uplink 0 : _________________________________________________________________________XXXXXX_
Clock Delay: 35
08:45:17:setup_element:INFO: Eye window for uplink 1 : _________________________________________________________________________XXXXXX_
Clock Delay: 35
08:45:17:setup_element:INFO: Eye window for uplink 2 : ________________________________________________________________________XXXXX___
Clock Delay: 34
08:45:17:setup_element:INFO: Eye window for uplink 3 : ________________________________________________________________________XXXXX___
Clock Delay: 34
08:45:17:setup_element:INFO: Eye window for uplink 4 : _______________________________________________________________________XXXXXX___
Clock Delay: 33
08:45:17:setup_element:INFO: Eye window for uplink 5 : _______________________________________________________________________XXXXXX___
Clock Delay: 33
08:45:17:setup_element:INFO: Eye window for uplink 6 : _______________________________________________________________________XXXXXX___
Clock Delay: 33
08:45:17:setup_element:INFO: Eye window for uplink 7 : _______________________________________________________________________XXXXXX___
Clock Delay: 33
08:45:17:setup_element:INFO: Eye window for uplink 8 : ______________________________________________________________________XXXXXX____
Clock Delay: 32
08:45:17:setup_element:INFO: Eye window for uplink 9 : ______________________________________________________________________XXXXXX____
Clock Delay: 32
08:45:17:setup_element:INFO: Eye window for uplink 10: _____________________________________________________________________XXXXXX_____
Clock Delay: 31
08:45:17:setup_element:INFO: Eye window for uplink 11: _____________________________________________________________________XXXXXX_____
Clock Delay: 31
08:45:17:setup_element:INFO: Eye window for uplink 12: ____________________________________________________________________XXXXXXX_____
Clock Delay: 31
08:45:17:setup_element:INFO: Eye window for uplink 13: ____________________________________________________________________XXXXXXX_____
Clock Delay: 31
08:45:17:setup_element:INFO: Eye window for uplink 14: ______________________________________________________________________XXXXX_____
Clock Delay: 32
08:45:17:setup_element:INFO: Eye window for uplink 15: ______________________________________________________________________XXXXX_____
Clock Delay: 32
08:45:17:setup_element:INFO: Setting the clock phase to 33 for group 0, downlink 1
08:45:17:setup_element:INFO: Scanning data phases
08:45:17:master:INFO: Setting encoding mode SOS for groups [0], downlinks [1]
08:45:18:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [1]
08:45:23:setup_element:INFO: Data phase scan results for group 0, downlink 1
08:45:23:setup_element:INFO: Eye window for uplink 0 : _________________XXXXXX_________________
Data delay found: 39
08:45:23:setup_element:INFO: Eye window for uplink 1 : ______________XXXXXX____________________
Data delay found: 36
08:45:23:setup_element:INFO: Eye window for uplink 2 : __________XXXXXX________________________
Data delay found: 32
08:45:23:setup_element:INFO: Eye window for uplink 3 : _________XXXXXX_________________________
Data delay found: 31
08:45:23:setup_element:INFO: Eye window for uplink 4 : _________XXXXX__________________________
Data delay found: 31
08:45:23:setup_element:INFO: Eye window for uplink 5 : _______XXXXXX___________________________
Data delay found: 29
08:45:23:setup_element:INFO: Eye window for uplink 6 : __XXXXXX________________________________
Data delay found: 24
08:45:23:setup_element:INFO: Eye window for uplink 7 : _XXXXX_________________________________X
Data delay found: 22
08:45:23:setup_element:INFO: Eye window for uplink 8 : ______________________________XXXXXX____
Data delay found: 12
08:45:23:setup_element:INFO: Eye window for uplink 9 : _________________________________XXXXX__
Data delay found: 15
08:45:23:setup_element:INFO: Eye window for uplink 10: ________________________________XXXXXX__
Data delay found: 14
08:45:23:setup_element:INFO: Eye window for uplink 11: _________________________________XXXXX__
Data delay found: 15
08:45:23:setup_element:INFO: Eye window for uplink 12: _______________________________XXXXXXX__
Data delay found: 14
08:45:23:setup_element:INFO: Eye window for uplink 13: _______________________________XXXXXXX__
Data delay found: 14
08:45:23:setup_element:INFO: Eye window for uplink 14: _______________________________XXXXXXX__
Data delay found: 14
08:45:23:setup_element:INFO: Eye window for uplink 15: _______________________________XXXXXXXXX
Data delay found: 15
08:45:23:setup_element:INFO: Setting the data phase to 39 for uplink 0
08:45:23:setup_element:INFO: Setting the data phase to 36 for uplink 1
08:45:23:setup_element:INFO: Setting the data phase to 32 for uplink 2
08:45:23:setup_element:INFO: Setting the data phase to 31 for uplink 3
08:45:23:setup_element:INFO: Setting the data phase to 31 for uplink 4
08:45:23:setup_element:INFO: Setting the data phase to 29 for uplink 5
08:45:23:setup_element:INFO: Setting the data phase to 24 for uplink 6
08:45:23:setup_element:INFO: Setting the data phase to 22 for uplink 7
08:45:23:setup_element:INFO: Setting the data phase to 12 for uplink 8
08:45:23:setup_element:INFO: Setting the data phase to 15 for uplink 9
08:45:23:setup_element:INFO: Setting the data phase to 14 for uplink 10
08:45:23:setup_element:INFO: Setting the data phase to 15 for uplink 11
08:45:23:setup_element:INFO: Setting the data phase to 14 for uplink 12
08:45:23:setup_element:INFO: Setting the data phase to 14 for uplink 13
08:45:23:setup_element:INFO: Setting the data phase to 14 for uplink 14
08:45:23:setup_element:INFO: Setting the data phase to 15 for uplink 15
08:45:23:setup_element:INFO: Beginning SMX ASICs map scan
08:45:23:master:INFO: Setting encoding mode SOS for groups [0], downlinks [1]
08:45:23:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [1]
08:45:23:master:INFO: Setting encoding mode EOS for groups [0], downlinks [1]
08:45:23:master:INFO: Setting encoding mode FRAME for groups [0], downlinks [1]
08:45:23:uplink:INFO: Setting uplinks mask [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]
08:45:23:setup_element:INFO: Adding ASIC 0x0, ASIC uplink 0, uplink 1
08:45:23:setup_element:INFO: Adding ASIC 0x0, ASIC uplink 1, uplink 0
08:45:23:setup_element:INFO: Adding ASIC 0x1, ASIC uplink 0, uplink 8
08:45:23:setup_element:INFO: Adding ASIC 0x1, ASIC uplink 1, uplink 9
08:45:23:setup_element:INFO: Adding ASIC 0x2, ASIC uplink 0, uplink 3
08:45:23:setup_element:INFO: Adding ASIC 0x2, ASIC uplink 1, uplink 2
08:45:23:setup_element:INFO: Adding ASIC 0x3, ASIC uplink 0, uplink 10
08:45:23:setup_element:INFO: Adding ASIC 0x3, ASIC uplink 1, uplink 11
08:45:23:setup_element:INFO: Adding ASIC 0x4, ASIC uplink 0, uplink 5
08:45:24:setup_element:INFO: Adding ASIC 0x4, ASIC uplink 1, uplink 4
08:45:24:setup_element:INFO: Adding ASIC 0x5, ASIC uplink 0, uplink 12
08:45:24:setup_element:INFO: Adding ASIC 0x5, ASIC uplink 1, uplink 13
08:45:24:setup_element:INFO: Adding ASIC 0x6, ASIC uplink 0, uplink 7
08:45:24:setup_element:INFO: Adding ASIC 0x6, ASIC uplink 1, uplink 6
08:45:24:setup_element:INFO: Adding ASIC 0x7, ASIC uplink 0, uplink 14
08:45:24:setup_element:INFO: Adding ASIC 0x7, ASIC uplink 1, uplink 15
08:45:25:setup_element:INFO: Performing Elink synchronization
08:45:25:master:INFO: Setting encoding mode SOS for groups [0], downlinks [1]
08:45:25:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [1]
08:45:25:master:INFO: Setting encoding mode EOS for groups [0], downlinks [1]
08:45:25:master:INFO: Setting encoding mode FRAME for groups [0], downlinks [1]
08:45:25:setup_element:INFO: Writing SMX Elink masks for group 0, downlink 1
08:45:25:uplink:INFO: Enabling uplinks [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]
|_________________________________________________________________________|
_addr_|_upli_|_dwnli_|_grp_|_uplinks_|_#uplinks_|_uplinks_map_
0 | [0] | 1 | 0 | [1] | 2 | [(0, 1), (1, 0)]
1 | [0] | 1 | 0 | [8] | 2 | [(0, 8), (1, 9)]
2 | [0] | 1 | 0 | [3] | 2 | [(0, 3), (1, 2)]
3 | [0] | 1 | 0 | [10] | 2 | [(0, 10), (1, 11)]
4 | [0] | 1 | 0 | [5] | 2 | [(0, 5), (1, 4)]
5 | [0] | 1 | 0 | [12] | 2 | [(0, 12), (1, 13)]
6 | [0] | 1 | 0 | [7] | 2 | [(0, 7), (1, 6)]
7 | [0] | 1 | 0 | [14] | 2 | [(0, 14), (1, 15)]
|_________________________________________________________________________|
08:45:26:febtest:INFO: Init all SMX (CSA): 30
08:45:40:febtest:INFO: _Addr_|___________ASIC-ID_____________|_T_[C]_|_Vddm_[mV]_
08:45:40:febtest:INFO: 01-00 | XA-000-09-004-017-018-017-11 | 28.2 | 1165.6
08:45:40:febtest:INFO: 08-01 | XA-000-09-004-017-018-016-11 | 28.2 | 1171.5
08:45:40:febtest:INFO: 03-02 | XA-000-09-004-017-015-017-00 | 31.4 | 1165.6
08:45:40:febtest:INFO: 10-03 | XA-000-09-004-017-015-016-00 | 37.7 | 1147.8
08:45:41:febtest:INFO: 05-04 | XA-000-09-004-017-012-017-14 | 40.9 | 1135.9
08:45:41:febtest:INFO: 12-05 | XA-000-09-004-017-011-023-06 | 37.7 | 1141.9
08:45:41:febtest:INFO: 07-06 | XA-000-09-004-017-009-017-05 | 40.9 | 1135.9
08:45:41:febtest:INFO: 14-07 | XA-000-09-004-017-008-023-08 | 37.7 | 1147.8
08:45:42:febtest:INFO: Set all CSA to ZERO
FEB type: A FEB_A: 1 FEB_B: 0
08:45:44:ST3_smx:INFO: chip: 1-0 28.225000 C 1183.292940 mV
08:45:44:ST3_discr_histo:WARNING: Not enough entries for fit!!!
08:45:44:ST3_discr_histo:WARNING: Not enough entries for fit!!!
08:45:44:ST3_smx:INFO: Electrons
08:45:44:ST3_smx:INFO: # loops 0
08:45:46:ST3_smx:INFO: # loops 1
08:45:47:ST3_smx:INFO: # loops 2
08:45:49:ST3_smx:INFO: Total # of broken channels: 0
08:45:49:ST3_smx:INFO: List of broken channels: []
08:45:49:ST3_smx:INFO: Total # of broken channels: 0
08:45:49:ST3_smx:INFO: List of broken channels: []
08:45:51:ST3_smx:INFO: chip: 8-1 28.225000 C 1189.190035 mV
08:45:51:ST3_discr_histo:WARNING: Not enough entries for fit!!!
08:45:51:ST3_discr_histo:WARNING: Not enough entries for fit!!!
08:45:51:ST3_smx:INFO: Electrons
08:45:51:ST3_smx:INFO: # loops 0
08:45:52:ST3_smx:INFO: # loops 1
08:45:54:ST3_smx:INFO: # loops 2
08:45:55:ST3_smx:INFO: Total # of broken channels: 0
08:45:55:ST3_smx:INFO: List of broken channels: []
08:45:55:ST3_smx:INFO: Total # of broken channels: 0
08:45:55:ST3_smx:INFO: List of broken channels: []
08:45:57:ST3_smx:INFO: chip: 3-2 31.389742 C 1183.292940 mV
08:45:57:ST3_discr_histo:WARNING: Not enough entries for fit!!!
08:45:57:ST3_discr_histo:WARNING: Not enough entries for fit!!!
08:45:57:ST3_smx:INFO: Electrons
08:45:57:ST3_smx:INFO: # loops 0
08:45:59:ST3_smx:INFO: # loops 1
08:46:01:ST3_smx:INFO: # loops 2
08:46:02:ST3_smx:INFO: Total # of broken channels: 0
08:46:02:ST3_smx:INFO: List of broken channels: []
08:46:02:ST3_smx:INFO: Total # of broken channels: 1
08:46:02:ST3_smx:INFO: List of broken channels: [125]
08:46:04:ST3_smx:INFO: chip: 10-3 40.898880 C 1159.654860 mV
08:46:04:ST3_discr_histo:WARNING: Not enough entries for fit!!!
08:46:04:ST3_discr_histo:WARNING: Not enough entries for fit!!!
08:46:04:ST3_smx:INFO: Electrons
08:46:04:ST3_smx:INFO: # loops 0
08:46:06:ST3_smx:INFO: # loops 1
08:46:07:ST3_smx:INFO: # loops 2
08:46:09:ST3_smx:INFO: Total # of broken channels: 0
08:46:09:ST3_smx:INFO: List of broken channels: []
08:46:09:ST3_smx:INFO: Total # of broken channels: 0
08:46:09:ST3_smx:INFO: List of broken channels: []
08:46:10:ST3_smx:INFO: chip: 5-4 44.073563 C 1153.732915 mV
08:46:10:ST3_discr_histo:WARNING: Not enough entries for fit!!!
08:46:10:ST3_discr_histo:WARNING: Not enough entries for fit!!!
08:46:10:ST3_smx:INFO: Electrons
08:46:10:ST3_smx:INFO: # loops 0
08:46:12:ST3_smx:INFO: # loops 1
08:46:13:ST3_smx:INFO: # loops 2
08:46:15:ST3_smx:INFO: Total # of broken channels: 0
08:46:15:ST3_smx:INFO: List of broken channels: []
08:46:15:ST3_smx:INFO: Total # of broken channels: 0
08:46:15:ST3_smx:INFO: List of broken channels: []
08:46:16:ST3_smx:INFO: chip: 12-5 40.898880 C 1159.654860 mV
08:46:16:ST3_discr_histo:WARNING: Not enough entries for fit!!!
08:46:16:ST3_discr_histo:WARNING: Not enough entries for fit!!!
08:46:16:ST3_smx:INFO: Electrons
08:46:16:ST3_smx:INFO: # loops 0
08:46:18:ST3_smx:INFO: # loops 1
08:46:19:ST3_smx:INFO: # loops 2
08:46:21:ST3_smx:INFO: Total # of broken channels: 0
08:46:21:ST3_smx:INFO: List of broken channels: []
08:46:21:ST3_smx:INFO: Total # of broken channels: 0
08:46:21:ST3_smx:INFO: List of broken channels: []
08:46:23:ST3_smx:INFO: chip: 7-6 44.073563 C 1153.732915 mV
08:46:23:ST3_discr_histo:WARNING: Not enough entries for fit!!!
08:46:23:ST3_discr_histo:WARNING: Not enough entries for fit!!!
08:46:23:ST3_smx:INFO: Electrons
08:46:23:ST3_smx:INFO: # loops 0
08:46:24:ST3_smx:INFO: # loops 1
08:46:26:ST3_smx:INFO: # loops 2
08:46:27:ST3_smx:INFO: Total # of broken channels: 0
08:46:27:ST3_smx:INFO: List of broken channels: []
08:46:27:ST3_smx:INFO: Total # of broken channels: 0
08:46:27:ST3_smx:INFO: List of broken channels: []
08:46:29:ST3_smx:INFO: chip: 14-7 40.898880 C 1165.571835 mV
08:46:29:ST3_discr_histo:WARNING: Not enough entries for fit!!!
08:46:29:ST3_discr_histo:WARNING: Not enough entries for fit!!!
08:46:29:ST3_smx:INFO: Electrons
08:46:29:ST3_smx:INFO: # loops 0
08:46:31:ST3_smx:INFO: # loops 1
08:46:32:ST3_smx:INFO: # loops 2
08:46:34:ST3_smx:INFO: Total # of broken channels: 0
08:46:34:ST3_smx:INFO: List of broken channels: []
08:46:34:ST3_smx:INFO: Total # of broken channels: 0
08:46:34:ST3_smx:INFO: List of broken channels: []
08:46:34:febtest:INFO: _Addr_|___________ASIC-ID_____________|_T_[C]_|_Vddm_[mV]_
08:46:34:febtest:INFO: 01-00 | XA-000-09-004-017-018-017-11 | 31.4 | 1206.9
08:46:35:febtest:INFO: 08-01 | XA-000-09-004-017-018-016-11 | 28.2 | 1218.6
08:46:35:febtest:INFO: 03-02 | XA-000-09-004-017-015-017-00 | 34.6 | 1201.0
08:46:35:febtest:INFO: 10-03 | XA-000-09-004-017-015-016-00 | 40.9 | 1183.3
08:46:35:febtest:INFO: 05-04 | XA-000-09-004-017-012-017-14 | 44.1 | 1177.4
08:46:35:febtest:INFO: 12-05 | XA-000-09-004-017-011-023-06 | 40.9 | 1177.4
08:46:36:febtest:INFO: 07-06 | XA-000-09-004-017-009-017-05 | 47.3 | 1171.5
08:46:36:febtest:INFO: 14-07 | XA-000-09-004-017-008-023-08 | 40.9 | 1189.2
############################################################
# S U M M A R Y #
############################################################
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
############################################################
# S U M M A R Y #
############################################################
TEST_NAME : FEB-Microcable
TEST_DATE : 26_03_30-08_45_15
OPERATOR : Alois Alzheimer
SITE : KIT | SETUP : KIT_TEST_SETUP_1
------------------------------------------------------------
| FEB_SN : 3379| FEB_TYPE : 8.2| FEB_UPLINKS : 2| FEB_A
------------------------------------------------------------
------------------------------------------------------------
VI_before_Init : ['2.450', '1.6640', '1.850', '2.5050', '0.000', '0.0000', '0.000', '0.0000']
VI_after__Init : ['2.450', '1.9880', '1.850', '2.4330', '0.000', '0.0000', '0.000', '0.0000']
VI_at__the_End : ['2.450', '1.9850', '1.850', '0.5325', '0.000', '0.0000', '0.000', '0.0000']