Go Back
FEB_3401 02.04.26 09:29:30
Info
09:29:30:ST3_Shared:INFO: oooooooooooooooooooooooooooooooooooooooooooooooooooooooooooo
09:29:30:ST3_Shared:INFO: FEB-Microcable
09:29:30:ST3_Shared:INFO: oooooooooooooooooooooooooooooooooooooooooooooooooooooooooooo
09:29:30:febtest:INFO: Testing FEB with SN 3401
09:29:31:smx_tester:INFO: Scanning setup
09:29:31:elinks:INFO: Disabling clock on downlink 0
09:29:31:elinks:INFO: Disabling clock on downlink 1
09:29:31:elinks:INFO: Disabling clock on downlink 2
09:29:31:elinks:INFO: Disabling clock on downlink 3
09:29:31:elinks:INFO: Disabling clock on downlink 4
09:29:31:setup_element:INFO: Checking SOS, encoding_mode: SOS
09:29:31:master:INFO: Setting encoding mode SOS for groups [0], downlinks [0]
09:29:32:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
09:29:32:elinks:INFO: Disabling clock on downlink 0
09:29:32:elinks:INFO: Disabling clock on downlink 1
09:29:32:elinks:INFO: Disabling clock on downlink 2
09:29:32:elinks:INFO: Disabling clock on downlink 3
09:29:32:elinks:INFO: Disabling clock on downlink 4
09:29:32:setup_element:INFO: Checking SOS, encoding_mode: SOS
09:29:32:master:INFO: Setting encoding mode SOS for groups [0], downlinks [1]
09:29:32:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 0
09:29:32:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 1
09:29:32:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 2
09:29:32:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 3
09:29:32:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 4
09:29:32:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 5
09:29:32:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 6
09:29:32:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 7
09:29:32:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 8
09:29:32:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 9
09:29:32:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 10
09:29:32:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 11
09:29:32:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 12
09:29:32:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 13
09:29:32:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 14
09:29:32:setup_element:INFO: SOS detected for group 0, downlink 1, uplink 15
09:29:32:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
09:29:32:elinks:INFO: Disabling clock on downlink 0
09:29:32:elinks:INFO: Disabling clock on downlink 1
09:29:32:elinks:INFO: Disabling clock on downlink 2
09:29:32:elinks:INFO: Disabling clock on downlink 3
09:29:32:elinks:INFO: Disabling clock on downlink 4
09:29:32:setup_element:INFO: Checking SOS, encoding_mode: SOS
09:29:32:master:INFO: Setting encoding mode SOS for groups [0], downlinks [2]
09:29:32:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
09:29:32:elinks:INFO: Disabling clock on downlink 0
09:29:32:elinks:INFO: Disabling clock on downlink 1
09:29:32:elinks:INFO: Disabling clock on downlink 2
09:29:32:elinks:INFO: Disabling clock on downlink 3
09:29:32:elinks:INFO: Disabling clock on downlink 4
09:29:32:setup_element:INFO: Checking SOS, encoding_mode: SOS
09:29:32:master:INFO: Setting encoding mode SOS for groups [0], downlinks [3]
09:29:32:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
09:29:32:elinks:INFO: Disabling clock on downlink 0
09:29:32:elinks:INFO: Disabling clock on downlink 1
09:29:32:elinks:INFO: Disabling clock on downlink 2
09:29:32:elinks:INFO: Disabling clock on downlink 3
09:29:32:elinks:INFO: Disabling clock on downlink 4
09:29:32:setup_element:INFO: Checking SOS, encoding_mode: SOS
09:29:32:master:INFO: Setting encoding mode SOS for groups [0], downlinks [4]
09:29:32:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
09:29:32:setup_element:INFO: Scanning clock phase
09:29:32:master:INFO: Setting encoding mode SOS for groups [0], downlinks [1]
09:29:32:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [1]
09:29:32:setup_element:INFO: Clock phase scan results for group 0, downlink 1
09:29:32:setup_element:INFO: Eye window for uplink 0 : _____________________________________________________________________XXXXXXXX___
Clock Delay: 32
09:29:32:setup_element:INFO: Eye window for uplink 1 : _____________________________________________________________________XXXXXXXX___
Clock Delay: 32
09:29:32:setup_element:INFO: Eye window for uplink 2 : _______________________________________________________________________XXXXXX___
Clock Delay: 33
09:29:32:setup_element:INFO: Eye window for uplink 3 : _______________________________________________________________________XXXXXX___
Clock Delay: 33
09:29:32:setup_element:INFO: Eye window for uplink 4 : ______________________________________________________________________XXXXXX____
Clock Delay: 32
09:29:32:setup_element:INFO: Eye window for uplink 5 : ______________________________________________________________________XXXXXX____
Clock Delay: 32
09:29:32:setup_element:INFO: Eye window for uplink 6 : ____________________________________________________________________XXXXXXX_____
Clock Delay: 31
09:29:32:setup_element:INFO: Eye window for uplink 7 : ____________________________________________________________________XXXXXXX_____
Clock Delay: 31
09:29:32:setup_element:INFO: Eye window for uplink 8 : ___________________________________________________________________XXXXXXX______
Clock Delay: 30
09:29:32:setup_element:INFO: Eye window for uplink 9 : ___________________________________________________________________XXXXXXX______
Clock Delay: 30
09:29:32:setup_element:INFO: Eye window for uplink 10: ____________________________________________________________________XXXXXXX_____
Clock Delay: 31
09:29:32:setup_element:INFO: Eye window for uplink 11: ____________________________________________________________________XXXXXXX_____
Clock Delay: 31
09:29:32:setup_element:INFO: Eye window for uplink 12: ______________________________________________________________________XXXXXX____
Clock Delay: 32
09:29:32:setup_element:INFO: Eye window for uplink 13: ______________________________________________________________________XXXXXX____
Clock Delay: 32
09:29:32:setup_element:INFO: Eye window for uplink 14: _____________________________________________________________________XXXXXXX____
Clock Delay: 32
09:29:32:setup_element:INFO: Eye window for uplink 15: _____________________________________________________________________XXXXXXX____
Clock Delay: 32
09:29:33:setup_element:INFO: Setting the clock phase to 31 for group 0, downlink 1
09:29:33:setup_element:INFO: Scanning data phases
09:29:33:master:INFO: Setting encoding mode SOS for groups [0], downlinks [1]
09:29:33:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [1]
09:29:38:setup_element:INFO: Data phase scan results for group 0, downlink 1
09:29:38:setup_element:INFO: Eye window for uplink 0 : ______________XXXXXXX___________________
Data delay found: 37
09:29:38:setup_element:INFO: Eye window for uplink 1 : ____________XXXXXXX_____________________
Data delay found: 35
09:29:38:setup_element:INFO: Eye window for uplink 2 : ___________XXXXXXX______________________
Data delay found: 34
09:29:38:setup_element:INFO: Eye window for uplink 3 : ___________XXXXX________________________
Data delay found: 33
09:29:38:setup_element:INFO: Eye window for uplink 4 : ________XXXXXX__________________________
Data delay found: 30
09:29:38:setup_element:INFO: Eye window for uplink 5 : _______XXXXXX___________________________
Data delay found: 29
09:29:38:setup_element:INFO: Eye window for uplink 6 : XXXXXXXXX______________________________X
Data delay found: 23
09:29:38:setup_element:INFO: Eye window for uplink 7 : XXXXXXX______________________________XXX
Data delay found: 21
09:29:38:setup_element:INFO: Eye window for uplink 8 : _________________________XXXXXXXX_______
Data delay found: 8
09:29:38:setup_element:INFO: Eye window for uplink 9 : ______________________________XXXXX_____
Data delay found: 12
09:29:38:setup_element:INFO: Eye window for uplink 10: ______________________________XXXXXX____
Data delay found: 12
09:29:38:setup_element:INFO: Eye window for uplink 11: _______________________________XXXXXX___
Data delay found: 13
09:29:38:setup_element:INFO: Eye window for uplink 12: _______________________________XXXXXXX__
Data delay found: 14
09:29:38:setup_element:INFO: Eye window for uplink 13: _______________________________XXXXXXX__
Data delay found: 14
09:29:38:setup_element:INFO: Eye window for uplink 14: ______________________________XXXXXXX___
Data delay found: 13
09:29:38:setup_element:INFO: Eye window for uplink 15: _______________________________XXXXXXX__
Data delay found: 14
09:29:38:setup_element:INFO: Setting the data phase to 37 for uplink 0
09:29:38:setup_element:INFO: Setting the data phase to 35 for uplink 1
09:29:38:setup_element:INFO: Setting the data phase to 34 for uplink 2
09:29:38:setup_element:INFO: Setting the data phase to 33 for uplink 3
09:29:38:setup_element:INFO: Setting the data phase to 30 for uplink 4
09:29:38:setup_element:INFO: Setting the data phase to 29 for uplink 5
09:29:38:setup_element:INFO: Setting the data phase to 23 for uplink 6
09:29:38:setup_element:INFO: Setting the data phase to 21 for uplink 7
09:29:38:setup_element:INFO: Setting the data phase to 8 for uplink 8
09:29:38:setup_element:INFO: Setting the data phase to 12 for uplink 9
09:29:38:setup_element:INFO: Setting the data phase to 12 for uplink 10
09:29:38:setup_element:INFO: Setting the data phase to 13 for uplink 11
09:29:38:setup_element:INFO: Setting the data phase to 14 for uplink 12
09:29:38:setup_element:INFO: Setting the data phase to 14 for uplink 13
09:29:38:setup_element:INFO: Setting the data phase to 13 for uplink 14
09:29:38:setup_element:INFO: Setting the data phase to 14 for uplink 15
09:29:38:setup_element:INFO: Beginning SMX ASICs map scan
09:29:38:master:INFO: Setting encoding mode SOS for groups [0], downlinks [1]
09:29:38:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [1]
09:29:38:master:INFO: Setting encoding mode EOS for groups [0], downlinks [1]
09:29:38:master:INFO: Setting encoding mode FRAME for groups [0], downlinks [1]
09:29:38:uplink:INFO: Setting uplinks mask [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]
09:29:38:setup_element:INFO: Adding ASIC 0x0, ASIC uplink 0, uplink 1
09:29:38:setup_element:INFO: Adding ASIC 0x0, ASIC uplink 1, uplink 0
09:29:38:setup_element:INFO: Adding ASIC 0x1, ASIC uplink 0, uplink 8
09:29:38:setup_element:INFO: Adding ASIC 0x1, ASIC uplink 1, uplink 9
09:29:38:setup_element:INFO: Adding ASIC 0x2, ASIC uplink 0, uplink 3
09:29:38:setup_element:INFO: Adding ASIC 0x2, ASIC uplink 1, uplink 2
09:29:38:setup_element:INFO: Adding ASIC 0x3, ASIC uplink 0, uplink 10
09:29:39:setup_element:INFO: Adding ASIC 0x3, ASIC uplink 1, uplink 11
09:29:39:setup_element:INFO: Adding ASIC 0x4, ASIC uplink 0, uplink 5
09:29:39:setup_element:INFO: Adding ASIC 0x4, ASIC uplink 1, uplink 4
09:29:39:setup_element:INFO: Adding ASIC 0x5, ASIC uplink 0, uplink 12
09:29:39:setup_element:INFO: Adding ASIC 0x5, ASIC uplink 1, uplink 13
09:29:39:setup_element:INFO: Adding ASIC 0x6, ASIC uplink 0, uplink 7
09:29:39:setup_element:INFO: Adding ASIC 0x6, ASIC uplink 1, uplink 6
09:29:39:setup_element:INFO: Adding ASIC 0x7, ASIC uplink 0, uplink 14
09:29:39:setup_element:INFO: Adding ASIC 0x7, ASIC uplink 1, uplink 15
09:29:41:setup_element:INFO: Performing Elink synchronization
09:29:41:master:INFO: Setting encoding mode SOS for groups [0], downlinks [1]
09:29:41:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [1]
09:29:41:master:INFO: Setting encoding mode EOS for groups [0], downlinks [1]
09:29:41:master:INFO: Setting encoding mode FRAME for groups [0], downlinks [1]
09:29:41:setup_element:INFO: Writing SMX Elink masks for group 0, downlink 1
09:29:41:uplink:INFO: Enabling uplinks [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]
|_________________________________________________________________________|
_addr_|_upli_|_dwnli_|_grp_|_uplinks_|_#uplinks_|_uplinks_map_
0 | [0] | 1 | 0 | [1] | 2 | [(0, 1), (1, 0)]
1 | [0] | 1 | 0 | [8] | 2 | [(0, 8), (1, 9)]
2 | [0] | 1 | 0 | [3] | 2 | [(0, 3), (1, 2)]
3 | [0] | 1 | 0 | [10] | 2 | [(0, 10), (1, 11)]
4 | [0] | 1 | 0 | [5] | 2 | [(0, 5), (1, 4)]
5 | [0] | 1 | 0 | [12] | 2 | [(0, 12), (1, 13)]
6 | [0] | 1 | 0 | [7] | 2 | [(0, 7), (1, 6)]
7 | [0] | 1 | 0 | [14] | 2 | [(0, 14), (1, 15)]
|_________________________________________________________________________|
09:29:41:febtest:INFO: Init all SMX (CSA): 30
09:29:58:febtest:INFO: _Addr_|___________ASIC-ID_____________|_T_[C]_|_Vddm_[mV]_
09:29:58:febtest:INFO: 01-00 | XA-000-09-004-039-010-020-01 | 44.1 | 1153.7
09:29:59:febtest:INFO: 08-01 | XA-000-09-004-039-007-018-06 | 50.4 | 1147.8
09:29:59:febtest:INFO: 03-02 | XA-000-09-004-039-016-019-02 | 31.4 | 1201.0
09:29:59:febtest:INFO: 10-03 | XA-000-09-004-039-004-018-08 | 31.4 | 1212.7
09:29:59:febtest:INFO: 05-04 | XA-000-09-004-039-013-019-09 | 28.2 | 1218.6
09:29:59:febtest:INFO: 12-05 | XA-000-09-004-039-004-019-08 | 50.4 | 1147.8
09:30:00:febtest:INFO: 07-06 | XA-000-09-004-039-010-019-01 | 37.7 | 1195.1
09:30:00:febtest:INFO: 14-07 | XA-000-09-004-039-007-019-06 | 37.7 | 1171.5
09:30:01:febtest:INFO: Set all CSA to ZERO
FEB type: A FEB_A: 1 FEB_B: 0
09:30:03:ST3_smx:INFO: chip: 1-0 44.073563 C 1171.483840 mV
09:30:03:ST3_discr_histo:WARNING: Not enough entries for fit!!!
09:30:03:ST3_discr_histo:WARNING: Not enough entries for fit!!!
09:30:03:ST3_smx:INFO: Electrons
09:30:03:ST3_smx:INFO: # loops 0
09:30:05:ST3_smx:INFO: # loops 1
09:30:07:ST3_smx:INFO: # loops 2
09:30:09:ST3_smx:INFO: Total # of broken channels: 0
09:30:09:ST3_smx:INFO: List of broken channels: []
09:30:09:ST3_smx:INFO: Total # of broken channels: 1
09:30:09:ST3_smx:INFO: List of broken channels: [65]
09:30:10:ST3_smx:INFO: chip: 8-1 50.430383 C 1159.654860 mV
09:30:10:ST3_discr_histo:WARNING: Not enough entries for fit!!!
09:30:10:ST3_discr_histo:WARNING: Not enough entries for fit!!!
09:30:10:ST3_smx:INFO: Electrons
09:30:10:ST3_smx:INFO: # loops 0
09:30:12:ST3_smx:INFO: # loops 1
09:30:14:ST3_smx:INFO: # loops 2
09:30:16:ST3_smx:INFO: Total # of broken channels: 0
09:30:16:ST3_smx:INFO: List of broken channels: []
09:30:16:ST3_smx:INFO: Total # of broken channels: 0
09:30:16:ST3_smx:INFO: List of broken channels: []
09:30:18:ST3_smx:INFO: chip: 3-2 31.389742 C 1218.600960 mV
09:30:18:ST3_discr_histo:WARNING: Not enough entries for fit!!!
09:30:18:ST3_discr_histo:WARNING: Not enough entries for fit!!!
09:30:18:ST3_smx:INFO: Electrons
09:30:18:ST3_smx:INFO: # loops 0
09:30:20:ST3_smx:INFO: # loops 1
09:30:21:ST3_smx:INFO: # loops 2
09:30:23:ST3_smx:INFO: Total # of broken channels: 0
09:30:23:ST3_smx:INFO: List of broken channels: []
09:30:23:ST3_smx:INFO: Total # of broken channels: 0
09:30:23:ST3_smx:INFO: List of broken channels: []
09:30:25:ST3_smx:INFO: chip: 10-3 34.556970 C 1230.330540 mV
09:30:25:ST3_discr_histo:WARNING: Not enough entries for fit!!!
09:30:25:ST3_discr_histo:WARNING: Not enough entries for fit!!!
09:30:25:ST3_smx:INFO: Electrons
09:30:25:ST3_smx:INFO: # loops 0
09:30:27:ST3_smx:INFO: # loops 1
09:30:29:ST3_smx:INFO: # loops 2
09:30:31:ST3_smx:INFO: Total # of broken channels: 0
09:30:31:ST3_smx:INFO: List of broken channels: []
09:30:31:ST3_smx:INFO: Total # of broken channels: 0
09:30:31:ST3_smx:INFO: List of broken channels: []
09:30:32:ST3_smx:INFO: chip: 5-4 31.389742 C 1236.187875 mV
09:30:32:ST3_discr_histo:WARNING: Not enough entries for fit!!!
09:30:32:ST3_discr_histo:WARNING: Not enough entries for fit!!!
09:30:32:ST3_smx:INFO: Electrons
09:30:32:ST3_smx:INFO: # loops 0
09:30:34:ST3_smx:INFO: # loops 1
09:30:36:ST3_smx:INFO: # loops 2
09:30:39:ST3_smx:INFO: Total # of broken channels: 0
09:30:39:ST3_smx:INFO: List of broken channels: []
09:30:39:ST3_smx:INFO: Total # of broken channels: 0
09:30:39:ST3_smx:INFO: List of broken channels: []
09:30:40:ST3_smx:INFO: chip: 12-5 50.430383 C 1165.571835 mV
09:30:40:ST3_discr_histo:WARNING: Not enough entries for fit!!!
09:30:40:ST3_discr_histo:WARNING: Not enough entries for fit!!!
09:30:40:ST3_smx:INFO: Electrons
09:30:40:ST3_smx:INFO: # loops 0
09:30:42:ST3_smx:INFO: # loops 1
09:30:44:ST3_smx:INFO: # loops 2
09:30:46:ST3_smx:INFO: Total # of broken channels: 0
09:30:46:ST3_smx:INFO: List of broken channels: []
09:30:46:ST3_smx:INFO: Total # of broken channels: 0
09:30:46:ST3_smx:INFO: List of broken channels: []
09:30:48:ST3_smx:INFO: chip: 7-6 37.726682 C 1206.851500 mV
09:30:48:ST3_discr_histo:WARNING: Not enough entries for fit!!!
09:30:48:ST3_discr_histo:WARNING: Not enough entries for fit!!!
09:30:48:ST3_smx:INFO: Electrons
09:30:48:ST3_smx:INFO: # loops 0
09:30:50:ST3_smx:INFO: # loops 1
09:30:52:ST3_smx:INFO: # loops 2
09:30:54:ST3_smx:INFO: Total # of broken channels: 0
09:30:54:ST3_smx:INFO: List of broken channels: []
09:30:54:ST3_smx:INFO: Total # of broken channels: 1
09:30:54:ST3_smx:INFO: List of broken channels: [26]
09:30:55:ST3_smx:INFO: chip: 14-7 40.898880 C 1189.190035 mV
09:30:55:ST3_discr_histo:WARNING: Not enough entries for fit!!!
09:30:55:ST3_discr_histo:WARNING: Not enough entries for fit!!!
09:30:55:ST3_smx:INFO: Electrons
09:30:55:ST3_smx:INFO: # loops 0
09:30:57:ST3_smx:INFO: # loops 1
09:30:59:ST3_smx:INFO: # loops 2
09:31:01:ST3_smx:INFO: Total # of broken channels: 0
09:31:01:ST3_smx:INFO: List of broken channels: []
09:31:01:ST3_smx:INFO: Total # of broken channels: 0
09:31:01:ST3_smx:INFO: List of broken channels: []
09:31:01:febtest:INFO: _Addr_|___________ASIC-ID_____________|_T_[C]_|_Vddm_[mV]_
09:31:02:febtest:INFO: 01-00 | XA-000-09-004-039-010-020-01 | 44.1 | 1195.1
09:31:02:febtest:INFO: 08-01 | XA-000-09-004-039-007-018-06 | 50.4 | 1183.3
09:31:02:febtest:INFO: 03-02 | XA-000-09-004-039-016-019-02 | 34.6 | 1242.0
09:31:02:febtest:INFO: 10-03 | XA-000-09-004-039-004-018-08 | 34.6 | 1247.9
09:31:02:febtest:INFO: 05-04 | XA-000-09-004-039-013-019-09 | 31.4 | 1259.6
09:31:03:febtest:INFO: 12-05 | XA-000-09-004-039-004-019-08 | 50.4 | 1183.3
09:31:03:febtest:INFO: 07-06 | XA-000-09-004-039-010-019-01 | 40.9 | 1230.3
09:31:03:febtest:INFO: 14-07 | XA-000-09-004-039-007-019-06 | 44.1 | 1206.9
############################################################
# S U M M A R Y #
############################################################
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
############################################################
# S U M M A R Y #
############################################################
TEST_NAME : FEB-Microcable
TEST_DATE : 26_04_02-09_29_30
OPERATOR : Alois Alzheimer
SITE : KIT | SETUP : KIT_TEST_SETUP_1
------------------------------------------------------------
| FEB_SN : 3401| FEB_TYPE : 8.2| FEB_UPLINKS : 2| FEB_A
------------------------------------------------------------
------------------------------------------------------------
VI_before_Init : ['2.450', '1.5690', '1.850', '2.2400', '0.000', '0.0000', '0.000', '0.0000']
VI_after__Init : ['2.450', '2.0470', '1.850', '2.4680', '0.000', '0.0000', '0.000', '0.0000']
VI_at__the_End : ['2.450', '1.9830', '1.850', '0.5241', '0.000', '0.0000', '0.000', '0.0000']