FEB_4363 02.03.26 15:08:30
Info
15:08:30:ST3_Shared:INFO: oooooooooooooooooooooooooooooooooooooooooooooooooooooooooooo
15:08:30:ST3_Shared:INFO: FEB-Microcable
15:08:30:ST3_Shared:INFO: oooooooooooooooooooooooooooooooooooooooooooooooooooooooooooo
15:08:30:febtest:INFO: Testing FEB with SN 4363
15:08:31:smx_tester:INFO: Scanning setup
15:08:31:elinks:INFO: Disabling clock on downlink 0
15:08:31:elinks:INFO: Disabling clock on downlink 1
15:08:31:elinks:INFO: Disabling clock on downlink 2
15:08:31:elinks:INFO: Disabling clock on downlink 3
15:08:31:elinks:INFO: Disabling clock on downlink 4
15:08:31:setup_element:INFO: Checking SOS, encoding_mode: SOS
15:08:31:master:INFO: Setting encoding mode SOS for groups [0], downlinks [0]
15:08:31:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
15:08:31:elinks:INFO: Disabling clock on downlink 0
15:08:31:elinks:INFO: Disabling clock on downlink 1
15:08:31:elinks:INFO: Disabling clock on downlink 2
15:08:31:elinks:INFO: Disabling clock on downlink 3
15:08:31:elinks:INFO: Disabling clock on downlink 4
15:08:31:setup_element:INFO: Checking SOS, encoding_mode: SOS
15:08:31:master:INFO: Setting encoding mode SOS for groups [0], downlinks [1]
15:08:31:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
15:08:31:elinks:INFO: Disabling clock on downlink 0
15:08:31:elinks:INFO: Disabling clock on downlink 1
15:08:31:elinks:INFO: Disabling clock on downlink 2
15:08:31:elinks:INFO: Disabling clock on downlink 3
15:08:31:elinks:INFO: Disabling clock on downlink 4
15:08:31:setup_element:INFO: Checking SOS, encoding_mode: SOS
15:08:31:master:INFO: Setting encoding mode SOS for groups [0], downlinks [2]
15:08:32:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 24
15:08:32:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 25
15:08:32:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 26
15:08:32:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 27
15:08:32:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 28
15:08:32:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 29
15:08:32:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 30
15:08:32:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 31
15:08:32:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
15:08:32:elinks:INFO: Disabling clock on downlink 0
15:08:32:elinks:INFO: Disabling clock on downlink 1
15:08:32:elinks:INFO: Disabling clock on downlink 2
15:08:32:elinks:INFO: Disabling clock on downlink 3
15:08:32:elinks:INFO: Disabling clock on downlink 4
15:08:32:setup_element:INFO: Checking SOS, encoding_mode: SOS
15:08:32:master:INFO: Setting encoding mode SOS for groups [0], downlinks [3]
15:08:32:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
15:08:32:elinks:INFO: Disabling clock on downlink 0
15:08:32:elinks:INFO: Disabling clock on downlink 1
15:08:32:elinks:INFO: Disabling clock on downlink 2
15:08:32:elinks:INFO: Disabling clock on downlink 3
15:08:32:elinks:INFO: Disabling clock on downlink 4
15:08:32:setup_element:INFO: Checking SOS, encoding_mode: SOS
15:08:32:master:INFO: Setting encoding mode SOS for groups [0], downlinks [4]
15:08:32:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
15:08:32:setup_element:INFO: Scanning clock phase
15:08:32:master:INFO: Setting encoding mode SOS for groups [0], downlinks [2]
15:08:32:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [2]
15:08:32:setup_element:INFO: Clock phase scan results for group 0, downlink 2
15:08:32:setup_element:INFO: Eye window for uplink 24: _____________________________________________________________________XXXXXX_____
Clock Delay: 31
15:08:32:setup_element:INFO: Eye window for uplink 25: _____________________________________________________________________XXXXXX_____
Clock Delay: 31
15:08:32:setup_element:INFO: Eye window for uplink 26: _____________________________________________________________________XXXXXX_____
Clock Delay: 31
15:08:32:setup_element:INFO: Eye window for uplink 27: _____________________________________________________________________XXXXXX_____
Clock Delay: 31
15:08:32:setup_element:INFO: Eye window for uplink 28: _______________________________________________________________________XXXX_X___
Clock Delay: 33
15:08:32:setup_element:INFO: Eye window for uplink 29: _______________________________________________________________________XXXX_X___
Clock Delay: 33
15:08:32:setup_element:INFO: Eye window for uplink 30: ______________________________________________________________________XXXXX_____
Clock Delay: 32
15:08:32:setup_element:INFO: Eye window for uplink 31: ______________________________________________________________________XXXXX_____
Clock Delay: 32
15:08:32:setup_element:INFO: Setting the clock phase to 32 for group 0, downlink 2
15:08:32:setup_element:INFO: Scanning data phases
15:08:32:master:INFO: Setting encoding mode SOS for groups [0], downlinks [2]
15:08:32:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [2]
15:08:37:setup_element:INFO: Data phase scan results for group 0, downlink 2
15:08:37:setup_element:INFO: Eye window for uplink 24: _________XXXXX__________________________
Data delay found: 31
15:08:37:setup_element:INFO: Eye window for uplink 25: ___________XXXXX________________________
Data delay found: 33
15:08:37:setup_element:INFO: Eye window for uplink 26: ___________XXXXXX_______________________
Data delay found: 33
15:08:37:setup_element:INFO: Eye window for uplink 27: _____________XXXXXXX____________________
Data delay found: 36
15:08:37:setup_element:INFO: Eye window for uplink 28: __________________XXXXXXX_______________
Data delay found: 1
15:08:37:setup_element:INFO: Eye window for uplink 29: __________________XXXXXX________________
Data delay found: 0
15:08:37:setup_element:INFO: Eye window for uplink 30: _________________XXXXXXX________________
Data delay found: 0
15:08:37:setup_element:INFO: Eye window for uplink 31: ________________XXXXX___________________
Data delay found: 38
15:08:37:setup_element:INFO: Setting the data phase to 31 for uplink 24
15:08:37:setup_element:INFO: Setting the data phase to 33 for uplink 25
15:08:37:setup_element:INFO: Setting the data phase to 33 for uplink 26
15:08:37:setup_element:INFO: Setting the data phase to 36 for uplink 27
15:08:37:setup_element:INFO: Setting the data phase to 1 for uplink 28
15:08:37:setup_element:INFO: Setting the data phase to 0 for uplink 29
15:08:37:setup_element:INFO: Setting the data phase to 0 for uplink 30
15:08:37:setup_element:INFO: Setting the data phase to 38 for uplink 31
15:08:37:setup_element:INFO: Beginning SMX ASICs map scan
15:08:37:master:INFO: Setting encoding mode SOS for groups [0], downlinks [2]
15:08:37:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [2]
15:08:37:master:INFO: Setting encoding mode EOS for groups [0], downlinks [2]
15:08:37:master:INFO: Setting encoding mode FRAME for groups [0], downlinks [2]
15:08:37:uplink:INFO: Setting uplinks mask [24, 25, 26, 27, 28, 29, 30, 31]
15:08:38:setup_element:INFO: Adding ASIC 0x1, ASIC uplink 0, uplink 30
15:08:38:setup_element:INFO: Adding ASIC 0x1, ASIC uplink 1, uplink 31
15:08:38:setup_element:INFO: Adding ASIC 0x3, ASIC uplink 0, uplink 28
15:08:38:setup_element:INFO: Adding ASIC 0x3, ASIC uplink 1, uplink 29
15:08:38:setup_element:INFO: Adding ASIC 0x5, ASIC uplink 0, uplink 26
15:08:38:setup_element:INFO: Adding ASIC 0x5, ASIC uplink 1, uplink 27
15:08:39:setup_element:INFO: Adding ASIC 0x7, ASIC uplink 0, uplink 24
15:08:39:setup_element:INFO: Adding ASIC 0x7, ASIC uplink 1, uplink 25
15:08:40:setup_element:INFO: Performing Elink synchronization
15:08:40:master:INFO: Setting encoding mode SOS for groups [0], downlinks [2]
15:08:40:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [2]
15:08:40:master:INFO: Setting encoding mode EOS for groups [0], downlinks [2]
15:08:40:master:INFO: Setting encoding mode FRAME for groups [0], downlinks [2]
15:08:40:setup_element:INFO: Writing SMX Elink masks for group 0, downlink 2
15:08:40:uplink:INFO: Enabling uplinks [24, 25, 26, 27, 28, 29, 30, 31]
|_________________________________________________________________________|
_addr_|_upli_|_dwnli_|_grp_|_uplinks_|_#uplinks_|_uplinks_map_
1 | [0] | 2 | 0 | [30] | 2 | [(0, 30), (1, 31)]
3 | [0] | 2 | 0 | [28] | 2 | [(0, 28), (1, 29)]
5 | [0] | 2 | 0 | [26] | 2 | [(0, 26), (1, 27)]
7 | [0] | 2 | 0 | [24] | 2 | [(0, 24), (1, 25)]
|_________________________________________________________________________|
15:08:40:febtest:INFO: Init all SMX (CSA): 30
15:08:49:febtest:INFO: _Addr_|___________ASIC-ID_____________|_T_[C]_|_Vddm_[mV]_
15:08:50:febtest:INFO: 30-01 | XA-000-09-004-029-005-019-11 | 18.7 | 1218.6
15:08:50:febtest:INFO: 28-03 | XA-000-09-004-029-017-020-01 | 28.2 | 1195.1
15:08:50:febtest:INFO: 26-05 | XA-000-09-004-029-014-020-09 | 25.1 | 1195.1
15:08:50:febtest:INFO: 24-07 | XA-000-09-004-029-011-020-02 | 44.1 | 1147.8
15:08:51:febtest:INFO: Set all CSA to ZERO
FEB type: B FEB_A: 0 FEB_B: 1
15:08:53:ST3_smx:INFO: chip: 30-1 21.902970 C 1230.330540 mV
15:08:53:ST3_discr_histo:WARNING: Not enough entries for fit!!!
15:08:53:ST3_discr_histo:WARNING: Not enough entries for fit!!!
15:08:53:ST3_smx:INFO: Electrons
15:08:53:ST3_smx:INFO: # loops 0
15:08:55:ST3_smx:INFO: # loops 1
15:08:57:ST3_smx:INFO: # loops 2
15:08:59:ST3_smx:INFO: Total # of broken channels: 0
15:08:59:ST3_smx:INFO: List of broken channels: []
15:08:59:ST3_smx:INFO: Total # of broken channels: 0
15:08:59:ST3_smx:INFO: List of broken channels: []
15:09:00:ST3_smx:INFO: chip: 28-3 28.225000 C 1206.851500 mV
15:09:00:ST3_discr_histo:WARNING: Not enough entries for fit!!!
15:09:00:ST3_discr_histo:WARNING: Not enough entries for fit!!!
15:09:00:ST3_smx:INFO: Electrons
15:09:00:ST3_smx:INFO: # loops 0
15:09:03:ST3_smx:INFO: # loops 1
15:09:05:ST3_smx:INFO: # loops 2
15:09:07:ST3_smx:INFO: Total # of broken channels: 0
15:09:07:ST3_smx:INFO: List of broken channels: []
15:09:07:ST3_smx:INFO: Total # of broken channels: 0
15:09:07:ST3_smx:INFO: List of broken channels: []
15:09:09:ST3_smx:INFO: chip: 26-5 28.225000 C 1206.851500 mV
15:09:09:ST3_discr_histo:WARNING: Not enough entries for fit!!!
15:09:09:ST3_discr_histo:WARNING: Not enough entries for fit!!!
15:09:09:ST3_smx:INFO: Electrons
15:09:09:ST3_smx:INFO: # loops 0
15:09:11:ST3_smx:INFO: # loops 1
15:09:12:ST3_smx:INFO: # loops 2
15:09:14:ST3_smx:INFO: Total # of broken channels: 0
15:09:14:ST3_smx:INFO: List of broken channels: []
15:09:14:ST3_smx:INFO: Total # of broken channels: 0
15:09:14:ST3_smx:INFO: List of broken channels: []
15:09:16:ST3_smx:INFO: chip: 24-7 47.250730 C 1153.732915 mV
15:09:16:ST3_discr_histo:WARNING: Not enough entries for fit!!!
15:09:16:ST3_discr_histo:WARNING: Not enough entries for fit!!!
15:09:16:ST3_smx:INFO: Electrons
15:09:16:ST3_smx:INFO: # loops 0
15:09:18:ST3_smx:INFO: # loops 1
15:09:20:ST3_smx:INFO: # loops 2
15:09:22:ST3_smx:INFO: Total # of broken channels: 0
15:09:22:ST3_smx:INFO: List of broken channels: []
15:09:22:ST3_smx:INFO: Total # of broken channels: 0
15:09:22:ST3_smx:INFO: List of broken channels: []
15:09:22:febtest:INFO: _Addr_|___________ASIC-ID_____________|_T_[C]_|_Vddm_[mV]_
15:09:22:febtest:INFO: 30-01 | XA-000-09-004-029-005-019-11 | 21.9 | 1253.7
15:09:23:febtest:INFO: 28-03 | XA-000-09-004-029-017-020-01 | 28.2 | 1230.3
15:09:23:febtest:INFO: 26-05 | XA-000-09-004-029-014-020-09 | 28.2 | 1230.3
15:09:23:febtest:INFO: 24-07 | XA-000-09-004-029-011-020-02 | 47.3 | 1183.3
############################################################
# S U M M A R Y #
############################################################
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
############################################################
# S U M M A R Y #
############################################################
TEST_NAME : FEB-Microcable
TEST_DATE : 26_03_02-15_08_30
OPERATOR : Alois Alzheimer
SITE : KIT | SETUP : KIT_TEST_SETUP_1
------------------------------------------------------------
| FEB_SN : 4363| FEB_TYPE : 8.2| FEB_UPLINKS : 2| FEB_B
------------------------------------------------------------
------------------------------------------------------------
VI_before_Init : ['0.000', '0.0000', '0.000', '0.0000', '2.450', '0.7895', '1.850', '1.0120']
VI_after__Init : ['0.000', '0.0000', '0.000', '0.0000', '2.450', '0.9984', '1.850', '1.2750']
VI_at__the_End : ['0.000', '0.0000', '0.000', '0.0000', '2.450', '0.9840', '1.850', '0.2646']