TEST_NAME : Wafer
TEST_DATE : 24_08_30-09_06_35
OPERATOR  : Carmen S.; Irakli K.; 
SITE : GSI | SETUP : WAFER_TEST_SETUP
------------------------------------------------------------
------------------------------------------------------------
ASIC_CONFIG_PARAMETERS
  HW_ADDR : 0x7 | VERS_NO : 2.2
  ASIC_ID : XA-000-09-004-017-004-017-02 | FUSED_ID : 6359364768390725906
  IC_TEMP :  -97.68 | VDDM : 1115.43 | AUX_INT :   -9.55 | CsaBias :   38.03
  CONF_FAIL_REG : 0
  CSA_BIAS : 5
  THR2_GLB : 30
  ADC_VREF_P : 58 | ADC_VREF_N : 30 | ADC_VREF_T : 128 | ADC_VREF_TR : 122
  ADC_Chi2/NDF : 1.27544e-03 / 2
  ADC_P0  : -9.54566e-03 ± 2.40912e-02
  ADC_P1  : 9.56106e-03 ± 6.47251e-04
  ADC_P2  : -9.09581e-06 ± 3.44497e-06
  CSA_Chi2/NDF : 1.35075e-04 / 2
  CSA_P0  : 5.81156e-02 ± 7.75194e-03
  CSA_P1  : 1.03942e-02 ± 5.84053e-04
  CSA_P2  : -7.13034e-05 ± 8.89443e-06
------------------------------------------------------------
ASIC_TEST_PARAMETERS
AMP_CAL : 250
   N_BROKEN_DISC :  130
 | N_BROKEN_FAST :  [1, 2, 3, 4, 7, 8, 10, 11, 12, 13, 15, 16, 17, 18, 19, 21, 22, 24, 25, 27, 29, 30, 31, 34, 35, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 49, 51, 52, 53, 56, 57, 59, 60, 61, 62, 63, 65, 67, 68, 70, 71, 72, 74, 76, 77, 78, 81, 85, 86, 88, 91, 92, 93, 95, 96, 98, 100, 102, 103, 107, 109, 110, 111, 114, 115, 117, 118, 119, 120, 122, 124, 125, 127]
 | N_BROKEN_SLOW :  [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 26, 27, 30, 31, 33, 36, 37, 39, 43, 67, 73, 81, 82, 85, 88, 91, 96, 106, 107, 115, 116, 122, 123]
   P_BROKEN_DISC :  145
 | P_BROKEN_FAST :  [0, 1, 2, 3, 5, 7, 8, 11, 12, 13, 15, 16, 17, 18, 19, 20, 21, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 46, 47, 49, 50, 51, 54, 56, 57, 58, 59, 60, 61, 62, 63, 65, 67, 68, 70, 72, 73, 74, 76, 77, 78, 81, 82, 83, 84, 85, 86, 88, 90, 91, 92, 95, 97, 99, 102, 106, 107, 108, 109, 110, 111, 113, 115, 117, 118, 119, 121, 122, 123, 124, 125, 127]
 | P_BROKEN_SLOW :  [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 26, 27, 30, 31, 33, 36, 37, 39, 43, 50, 59, 61, 67, 69, 81, 82, 85, 88, 91, 96, 106, 107, 113, 115, 116, 122, 124, 127]
ASIC_QA_category :  NOT READY for MODULE ASSEMBLY
------------------------------------------------------------
------------------------------------------------------------
VI_before_Init : ['1.201', '0.2368', '1.800', '0.1502', '1.800', '0.0962', '7.000', '0.7076', 1, 1, 1, 1, 1725001594.5572186]
VI_after__Init : ['1.201', '0.2372', '1.800', '0.1505', '1.800', '0.0902', '7.000', '0.7074', 1, 1, 1, 1, 1725001603.33741]
VI_at__the_End : ['1.202', '0.4266', '1.800', '0.1329', '1.803', '0.1310', '7.000', '0.7081', 1, 1, 1, 1, 1725001668.3773496]