Link to ladder: L4DR500018


Module [ Site: GSI] versions: M4DR5T1000181B2 | QR pdf

FEB_A: 1362 FEB_B: 2332

-- Last status: 2026-03-05 11:37 [ Undef. status at Hk.Hl. ]


Desired grade: C


Link to Heck Halle Module Test Page


History of statuses:


Comments:

  • 2026-03-18 11:27 { Christian Schmidt } ( rework ongoing, one chip cable still missing )
  • 2026-03-16 14:37 { Oleksandr Suddia } ( FEB "A" ASIC0, ASIC3 - New, ASIC4 - UL1 to UL0 (ULX); FEB "B" UL1 to UL0 (ULX) )
  • 2026-03-05 11:41 { Uli Frankenfeld } ( Multiple solutions: ULX scheduled. ASIC exchange scheduled. Usage of UL0 only. )
  • 2026-02-25 16:14 { Johann Heuser } ( inspect for solution to ODI )
  • 2026-02-16 16:06 { Anju Sharma } ( Low ODI (N-side: ASIC 3, UL_1, 550Ohms, ASIC 4,5,6,7 mostly < 1kohms), (P-side : ASIC 7, UL_ 0, 1.7kOhms) )

No documents uploaded yet.


⇧ Top

Change Module Status:

Ladder: L4DR500018
Module: M4DR5T1000181B2
Sensor: 16094
Status: Undef. status at Hk.Hl.
OR/AND