

Order Number: EK-369AA-OD-006

# **TURBOchannel Hardware Specification**

On-line version.

Previous versions of this document are obsolete and should be discarded. This document supersedes all previous versions.

## Revision History:

Version -001 original release.

Version -002 to -004 review and engineering updates.

Version -005 revises timeout period, see page 3.

Version -006 clarifies signal *~err*, see pages 1 and 8.

ROM information reduced, see page 11.

Clarifies deassertion of signals *~rReq* and *~wReq*, see page 5.

Clarifies deassertion of signal *~int*, see page 8.

Clarifies signal status during reset, see page 10.

**Digital Equipment Corporation**

---

**October 1990**

The information in this document is subject to change without notice and should not be construed as a commitment by Digital Equipment Corporation. Digital Equipment Corporation assumes no responsibility for any errors or omissions that may exist in this document.

---

Copyright ©1990 Digital Equipment Corporation  
All Rights Reserved  
Printed in U.S.A.

---

## **TURBOchannel Technology Transfer Agreement**

To receive free technical support and notice of new TURBOchannel documentation, contact Digital's TRI/ADD Program about free membership at the numbers below.

---

### **Grant of Right to Use TURBOchannel Technology**

In exchange for your agreeing to the warranty disclaimer and liability limitation stipulated in this Technology Transfer Agreement, Digital Equipment Corporation (Digital) grants at no cost to you a royalty-free nonexclusive license to use TURBOchannel technology (as specified in the TURBOchannel Hardware Specification and the Developer's Kit) to design and develop any kind of option board, computer system, or application-specific integrated circuit (ASIC). This Agreement does not grant you any other rights to Digital's patents, copyrights, trade secrets, trademarks, or licenses to TURBOchannel technology. The purchase cost of the TURBOchannel kit is basically the cost to reproduce the materials.

### **Warranty Disclaimer**

**The TURBOchannel technology is transferred "as is." Digital expressly disclaims all implied warranties including, but not limited to, the implied warranties of merchantability and fitness for a particular purpose. Digital does not warrant, guarantee, or make any representations regarding the use of or the results of the use of the specification and related documents in terms of correctness, accuracy, or reliability. Digital believes the documentation is accurate; however, you must assume the risk as to the results and performance of any product you develop that is based on the TURBOchannel technology.**

### **Limits of Liability**

You agree that Digital shall not be liable to you under this Agreement for any damages, including without limitation any lost profits or lost savings, or any consequential, incidental, or punitive damages arising out of the use or inability to use the TURBOchannel Hardware Specification and related documents, or for any claim by another party. Your exclusive remedy under this Agreement shall be the furnishing by Digital of the technical support provided herein. You agree to hold Digital harmless for all claims and damages arising from any third party as a result of their use of or inability to use any product you develop based on TURBOchannel technology.

---

Digital Equipment Corporation, TRI/ADD Program,  
100 Hamilton Avenue, Palo Alto, CA 94301

U.S./Canada	1.800.678.open	Australia	0014.800.125.388
France	05.90.2874	Italy	1678.19087
Japan	0031.12.2363	U.K.	0800.89.2610
Germany	0130.81.1974		

FAX 1.415.853.0155

Internet address: [triadd@decwrl.dec.com](mailto:triadd@decwrl.dec.com)



# TURBOCHANNEL HARDWARE SPECIFICATION

**General Description.** The TURBOchannel is a synchronous, asymmetrical I/O channel. The beginning of a TURBOchannel cycle is defined by the rising edge of the channel clock signal (*clk*); all signals are specified with respect to that clock edge. A TURBOchannel can be operated at any fixed frequency in the range of 12.5 MHz to 25 MHz.

The TURBOchannel is asymmetrical: Connected to it is one *system* module and some number of *option* modules. Generally, the system module contains the main memory system and the processor, and the option modules contain controllers for peripheral devices.

Two kinds of transactions are permitted on the TURBOchannel: The system module can read or write an option module (an *I/O transaction*), and an option module can read or write the system module (a *DMA transaction*). An option module cannot address another option module on the TURBOchannel.

Systems can time-multiplex multiple option slots onto a single memory port to share its bandwidth, or systems can dedicate a memory port to each option slot.


**Signals.** Signals prefaced by "~" are active-low; otherwise they are active-high.

Name	Source	Function
<i>ad</i> [P, 31..0]	bussed	Address/data bus
<i>~sel</i>	system	I/O read/write select
<i>~write</i>	system	I/O read/write specifier
<i>~ack</i>	system	DMA read/write acknowledge
<i>~err</i>	system	DMA error
<i>~reset</i>	system	System reset
<i>clk</i>	system	Channel clock
<i>~rdy</i>	option	I/O read/write ready
<i>~conflict</i>	option	I/O read/write conflict
<i>~rReq</i>	option	DMA read request
<i>~wReq</i>	option	DMA write request
<i>~int</i>	option	I/O interrupt


The meaning of the *ad* lines depends on the type of transaction and whether it is an address or data phase of that transaction type.

**Transactions.** The minimum length of a TURBOchannel transaction is two clock cycles. Some system implementations may be able to achieve back-to-back transactions; others may insert idle cycles in between. The only exception is that back-to-back I/O transactions to the same option must have an idle cycle in between, guaranteeing the deassertion of select to that option.

### I/O read of option by system



### I/O write to option by system



WSE2B012

**Idle Cycles.** During idle channel cycles, the system drives the *ad* lines.

**I/O Transactions.** Processor load/store instructions to the I/O slot address range generate I/O read/write transactions. As the system drives the address onto the TURBOchannel, it decodes the address and asserts a select signal ( $\sim sel$ ) for the specified option slot. For read transactions, the system waits for the slot to drive data onto the TURBOchannel and assert its ready signal ( $\sim rdy$ ). For write transactions, the system drives data onto the TURBOchannel until the option asserts its ready signal.

Options should minimize ready assertion latency to maximize channel utilization. If the option does not respond within the system-specified timeout period, the system aborts the transaction. The timeout period for a particular system is listed in the system guide and must be at least 10 microseconds.

The  $\sim conflict$  signal can be used by an option to tell the system that the option is already committed to a DMA transaction and cannot respond to an I/O transaction. The  $\sim conflict$  signal should be asserted with  $\sim rdy$  and only when the option is selected. Because this mechanism adversely affects system performance and interrupt service latency,  $\sim conflict$  should be used only when it is the only means of breaking a deadlock. The system *may* retry the I/O transaction at some future time. There may be other intervening I/O transactions before a conflicting I/O transaction is reissued.


**I/O Addressing.** Each slot has a 4- to 512-Mbyte address range for I/O transactions. The size of the slot address space is system specific in power-of-two multiples. For systems with less than 512-Mbyte spaces, the high-order address bits are undefined and must be treated as *don't care* values. Options should decode internal logic on the minimal number of low order address bits. Addresses are 27-bit word addresses; therefore, the least significant two address bits of the byte address are implicitly zero.

Figure I/O Read shows the interpretation of the *ad* signals during an I/O read address cycle. Bits *ad*[31..5] specify the word address within the slot space. The option responds by driving the addressed word onto *ad*.

Figure I/O Write shows the interpretation of the *ad* signals during an I/O write address cycle. Bits *ad*[31..5] specify the word address within the slot space. Bits *ad*[4..1] specify byte masks for the *ad* signals during the subsequent data cycle of the transaction. If a byte mask bit is one, the corresponding byte lane is not stored in the addressed word.


The number of slots, size of the slot space, and base address of the slots, are system specific. Ordering of physical option slots in the address space is also system specific. There may be system-specific gaps in the address space between adjacent physical option slots. The address space must be documented in the system guide.

### I/O Read



WSE2B008

### I/O Write



WSE2B007




**DMA.** TURBOchannel DMA transactions are always in units of 32-bit words and can be of any length up to an implementation-defined limit. That limit is guaranteed to be at least 64 words and to be a power-of-two. To obtain the best possible performance, the data words are transmitted one per cycle. Once the first DMA read data word is available, subsequent data words of the block are available (and must be accepted) in every cycle. DMA write data words are accepted (and must be supplied) in every cycle.

The arbitration of requests for DMA transactions is implementation specific. Although fixed-priority schemes are encouraged for some specified slot to achieve full bandwidth, other schemes, such as fair service, are legal. The guide for a particular system must describe the arbitration scheme used.

An option requests a DMA transaction by asserting either signal  $\sim rReq$  or signal  $\sim wReq$  and must not assert both signals simultaneously. Once asserted, the option may not deassert signal  $\sim rReq$  or  $\sim wReq$  until the system grants service by asserting signal  $\sim ack$ . The option indicates the block length by the number of cycles that it continues to assert signals  $\sim rReq$  or  $\sim wReq$  after signal  $\sim ack$  is asserted by the system.

Addresses for DMA transactions define a 16-Gbyte address space (34 address bits). The upper five address bits are presented in  $ad[4..0]$ . Bits  $ad[31..5]$  form the rest of the word address; the low-order two address bits are implicitly zero.

#### DMA Read/Write




WSE2B009


A given system may not support the entire address space; the consequences of addressing nonexistent memory in a DMA transaction is implementation dependent.

The high performance of the TURBOchannel, in which a word is transmitted in every channel cycle, may require some implementations to use page-mode accesses to the system memory dynamic RAMs. DMA transactions cannot cross 2048-byte address boundaries.

### DMA read (1 word) of system by option




### DMA read (2 words) of system by option




WSE2B013

### DMA write (1 word) of system by option



### DMA write (2 words) of system by option



 Option driven       System driven

WSE2B014

If an uncorrectable memory error occurs during a DMA read transaction, the system asserts signal  $\sim err$  along with the uncorrectable data. If an option requests more than the maximum block size for a DMA read or write transaction, the system asserts signal  $\sim err$ . If parity checking is enabled and the system detects incorrect parity on the  $ad$  signals, the system asserts signal  $\sim err$ . The option must terminate its DMA transaction on the cycle immediately after the  $\sim err$  signal is asserted.

In the case of DMA read errors, the  $\sim ack$  signal can remain asserted for several cycles (if the memory is pipelined, for example). Option logic must be designed to avoid misinterpreting an  $\sim ack$  signal from an aborted transfer as the  $\sim ack$  signal for a subsequent DMA request.

**Parity.** Options may implement odd word parity for the  $ad$  signals on the  $ad[P]$  signal. Options that implement parity must provide a means for enabling and disabling parity checking under software control. Parity checking must be disabled by the assertion of the  $\sim reset$  signal. When parity checking is enabled, the option must check parity when it accepts an I/O read address, an I/O write address, I/O write data, or DMA read data. If the option detects a parity error, it should record this event in some fashion and initiate appropriate higher level error notification. System implementations that support parity should be designed to simultaneously handle mixtures of options, some of which have parity enabled, and some of which do not implement parity.

**Interrupts.** Interrupts are level-sensitive with slot priority determined by system hardware and software. Once asserted, the option may not deassert signal  $\sim int$  until software dismisses the interrupt condition.

**Electrical.** For bussed signals ( $ad[P, 31..0]$ ) on a TURBOchannel, the system module plus options must present no more than 180 pF capacitive load. The total trace length for any bussed signal cannot exceed 16 inches on the system module. An option module must present no more than 20 pF capacitive load to any bussed signal. The total trace length on an option module for a bussed signal cannot exceed 2 inches. Capacitance measurements must include all connectors, components, lands, and traces.

For system-generated control signals, the load imposed by an option module cannot exceed 50 pF including the connector, all components, lands, and traces, except for the clock signal which is 100 pF.

For option-generated control signals, the load imposed by the system module cannot exceed 65 pF including the connector, all components, lands, and traces.

A multi-slot-width option must only connect signals to one slot, though it can draw power from all connectors.


The permitted DC loads on signals are listed in the table below:

Value	$ad[P, 31..0]$	System-generated	Option-generated
Voh	2.4 V (min)	same	same
Vih	2.0 V (max)	same	same
Vil	0.8 V (min)	same	same
Vol	0.5 V (max)	same	same
Iih	+70 uA(max)	+0.5 mA(max)	+0.5 mA(max)
Iil	-70 uA(max)	-1.5 mA(max)	-1.5 mA(max)
Ioh	-1.0 mA(min)	same	same
Iol	+2.0 mA(min)	same	same

**Timing.** The table below lists the propagation delay from the rising edge of the *clk* signal for each of the TURBOchannel signals. All times are in nanoseconds. The setup and hold times specified for system-generated signals must be met at each option in the system and are measured with respect to the clock at that option. The delays for option-generated signals are measured on the option with respect to the clock at the option and with the full capacitive loading on all signals from the option.

Signal	Source	Min	Max	Setup	Hold
<i>ad</i>	system			5	2
<i>ad</i> to 3-state	system	3	22		
<i>~sel, ~write, ~ack, ~err, ~reset</i>	system			13	2
<i>ad</i>	option	3	34		
<i>ad</i> to 3-state	option	3	22		
<i>~rdy, ~conflict, ~int</i>	option	3	12		
<i>~rReq</i> and <i>~wReq</i>	option	3	7		

**Clock.** The TURBOchannel uses a free-running clock (*clk*) that can be at any fixed frequency in the range 12.5 MHz through 25 MHz. The rise and fall times of the clock signal must not exceed 5 ns as measured at the *clk* signal pin on the connector of an option. The clock signal must be high for at least 15 ns and low for at least 15 ns.



WSE2B010

Clock skew between the system module and the option modules must be controlled so that the system module functions correctly for any modules meeting the delay specifications listed above.

Systems can have clock phase and frequency variations between different physical option slots.

An option module must have a diode terminator to ground and a diode terminator to the +5 Volt supply for its *clk* signal.

**Power.** A TURBOchannel system module provides two supply voltages to each TURBOchannel option: +5 V and +12 V (as shown in the table). The sequencing of the +5 V and the +12 V supplies is not guaranteed.

Voltage	Single	Double	Triple
+5 V $\pm 5\%$	4.0 A	8.0 A	12.0 A
+12 V $\pm 5\%$	0.5 A	1.0 A	1.5 A

The signal  $\sim reset$  is asserted for at least 250 milliseconds after power is switched on and the +5 V supply has become stable. The  $\sim reset$  signal is reasserted at least 500 microseconds before the +5 V supply drops.

The system will maintain an airflow of at least 50 linear feet-per-minute (LFM) (25 centimeters-per-second (CM/S)) below an option module. The system will maintain an airflow of at least 150 LFM (76 CM/S) above an option module. An option module must not obstruct more than 50% of the side-to-side cross-sectional area above itself with components or daughter cards. Module obstructions must be uniformly distributed so there are no downstream airflow *dead zones*.

**Implementation Notes.** During reset, an option must deassert the  $\sim rdy$ ,  $\sim conflict$ ,  $\sim rReq$ ,  $\sim wReq$ , and  $\sim int$  signals and three-state the *ad* signals. An option must not assert  $\sim rdy$  or  $\sim conflict$  signals when it is not selected. Thus, a system need not qualify these signals with the option select line.

Options that do not implement the following features should not connect to the corresponding signals:

parity	<i>ad</i> [P]
I/O conflicts	$\sim conflict$
DMA	$\sim wReq$ , $\sim rReq$ , $\sim ack$ , or $\sim err$
interrupts	$\sim int$

Options that do not have 32-bit internal data paths must still drive all 32 *ad* signals when supplying I/O read data.

Options that cannot address the entire 16-Gbyte DMA address space must drive zero onto high-order address signals.

Designers must use good engineering practices in selecting logic families to implement the system and option interfaces. This implies the use of the slowest logic that meets the timing requirements of the TURBOchannel, and internal clamping to control signal reflections.

Designers must use good engineering practices in decoupling the supply voltages on system and option modules.

Options should meet all specifications while operating in office environments of 10° C to 40° C ambient temperature plus 10° C internal rise and 10% to 90% relative humidity. Options should be designed to meet appropriate international class A electromagnetic interference regulations and international safety regulations. Options should be designed with appropriate electrostatic discharge protection for their application as well as routine shipping and installation handling.

**Connector.** The TURBOchannel uses a 96-pin DIN connector. Female connectors are used on the system module and male connectors on the option modules. Suggested connectors are the AMP 532504-1 (female) and the AMP 532523-1 (male). Options must not connect to the four NC pins.

Row	Column A	Column B	Column C
1	<i>ad</i> [31]	GND	<i>ad</i> [30]
2	<i>ad</i> [29]	GND	<i>ad</i> [28]
3	<i>ad</i> [27]	GND	<i>ad</i> [26]
4	<i>ad</i> [25]	GND	<i>ad</i> [24]
5	+5 V	GND	+5 V
6	<i>ad</i> [23]	GND	<i>ad</i> [22]
7	<i>ad</i> [21]	GND	<i>ad</i> [20]
8	<i>ad</i> [19]	GND	<i>ad</i> [18]
9	<i>ad</i> [17]	GND	<i>ad</i> [16]
10	+5 V	GND	+5 V
11	<i>ad</i> [15]	GND	<i>ad</i> [14]
12	<i>ad</i> [13]	GND	<i>ad</i> [12]
13	<i>ad</i> [11]	GND	<i>ad</i> [10]
14	<i>ad</i> [9]	GND	<i>ad</i> [8]
15	+5 V	GND	+5 V
16	<i>ad</i> [7]	GND	<i>ad</i> [6]
17	<i>ad</i> [5]	GND	<i>ad</i> [4]
18	<i>ad</i> [3]	GND	<i>ad</i> [2]
19	<i>ad</i> [1]	GND	<i>ad</i> [0]
20	+5 V	GND	+5 V
21	NC	GND	NC
22	NC	GND	NC
23	<i>~conflict</i>	GND	<i>ad</i> [P]
24	<i>~ack</i>	GND	<i>~err</i>
25	+5 V	GND	+12 V
26	<i>~rReq</i>	GND	<i>~wReq</i>
27	†	GND	<i>~write</i>
28	<i>~sel</i>	GND	<i>~rdy</i>
29	<i>~int</i>	GND	<i>~reset</i>
30	GND	GND	GND
31	GND	<i>clk</i>	GND
32	GND	GND	GND

†Called *~iaCE* in prototype implementations. It is similar to *~sel* but is asserted only for the first cycle of the I/O transaction. Option modules should not use this signal.

**ROM.** Every TURBOchannel option module must have a ROM as defined by the "*TURBOchannel Firmware Specification*". The ROM must contain certain information about itself and the identity of the option. The ROM may also contain additional option firmware.

**Mechanical Overview.** The following figure illustrates the usable option module area. For detailed mechanical control drawings refer to EK-TC AAC-OM-002. Physical option slot numbering is system specific and must be documented in the system guide.

