## MVME197DP and MVME197SP

# **Single Board Computers**

## **User's Manual**

(MVME197/D1)

### Notice

While reasonable efforts have been made to assure the accuracy of this document, Motorola, Inc. assumes no liability resulting from any omissions in this document, or from the use of the information obtained therein. Motorola reserves the right to revise this document and to make changes from time to time in the content hereof without obligation of Motorola to notify any person of such revision or changes.

No part of this material may be reproduced or copied in any tangible medium, or stored in a retrieval system, or transmitted in any form, or by any means, radio, electronic, mechanical, photocopying, recording or facsimile, or otherwise, without the prior written permission of Motorola, Inc.

It is possible that this publication may contain reference to, or information about Motorola products (machines and programs), programming, or services that are not announced in your country. Such references or information must not be construed to mean that Motorola intends to announce such Motorola products, programming, or services in your country.

## **Restricted Rights Legend**

If the documentation contained herein is supplied, directly or indirectly, to the U.S. Government, the following notice shall apply unless otherwise agreed to in writing by Motorola, Inc.

Use, duplication, or disclosure by the Government is subject to restrictions as set forth in subparagraph (c)(1)(ii) of the Rights in Technical Data and Computer Software clause at DFARS 252.227-7013.

Motorola, Inc. Computer Group 2900 South Diablo Way Tempe, Arizona 85282-9602

## Preface

This document provides general information, hardware preparation and installation instructions, operating instructions, and a functional description for the MVME197DP and MVME197SP versions of the MVME197 series of Single Board Computers.

This document is intended for anyone who wants to design OEM systems, supply additional capability to an existing compatible system, or work in a lab environment for experimental purposes.

A basic knowledge of computers and digital logic is assumed.

To use this document, you may wish to become familiar with the publications listed in the *Related Documentation* section found in the following pages.

## **Document Terminology**

Throughout this document, a convention has been maintained whereby data and address parameters are preceded by a character which specifies the numeric format, as follows:

\$	dollar	specifies a hexadecimal number
%	percent	specifies a binary number
&	ampersand	specifies a decimal number

For example, "12" is the decimal number twelve, and "\$12" is the decimal number eighteen. Unless otherwise specified, all address references are in hexadecimal throughout this document.

An asterisk (\*) following the signal name for signals which are level significant denotes that the signal is true or valid when the signal is low.

An asterisk (\*) following the signal name for signals which are edge significant denotes that the actions initiated by that signal occur on high to low transition.

In this document, *assertion* and *negation* are used to specify forcing a signal to a particular state. In particular, *assertion* and *assert* refer to a signal that is active or true; *negation* and *negate* indicate a signal that is inactive or false. These terms are used independently of the voltage level (high or low) that they represent.

Data and address sizes are defined as follows:

- □ A *byte* is eight bits, numbered 0 through 7, with bit 0 being the least significant.
- □ A two-byte is 16 bits, numbered 0 through 15, with bit 0 being the least significant. For the MVME197 series and other RISC modules, this is called a *half-word*.
- □ A four-byte is 32 bits, numbered 0 through 31, with bit 0 being the least significant. For the MVME197 series and other RISC modules, this is called a *word*.
- □ An eight-byte is 64 bits, numbered 0 through 63, with bit 0 being the least significant. For the MVME197 series and other RISC modules, this is called a *double-word*.

Throughout this document, it is assumed that the MPU on the MVME197 module series is always programmed with *big-endian byte ordering*, as shown below. Any attempt to use *small-endian byte ordering* will immediately render the MVME197Bug debugger unusable.

BIT										BIT
63	56	55		48	47		40	39		32
ADR	0		ADR1			ADR2			ADR3	
31	24	23		16	15		08	07		00
ADR	.4		ADR5			ADR6			ADR7	

The terms control bit and status bit are used extensively in this document. The term control bit is used to describe a bit in a register that can be set and cleared under software control. The term true is used to indicate that a bit is in the state that enables the function it controls. The term false is used to indicate that the bit is in the state that disables the function it controls. In all tables, the terms 0 and 1 are used to describe the actual value that should be written to the bit, or the value that it yields when read. The term status bit is used to describe a bit in a register that reflects a specific condition. The status bit can be read by software to determine operational or exception conditions.

## **Related Documentation**

The following publications are applicable to the MVME197 module series and may provide additional helpful information. If not shipped with this product, they may be purchased by contacting your Motorola sales office.

Document Title	Motorola Publication Number
MVME197LE, MVME197DP, and MVME197SP Single Board Computers Programmer's Reference Guide	MVME197PG
MVME197BUG 197Bug Debugging Package User's Manual	MVME197BUG
MVME197BUG 197Bug Diagnostic Firmware User's Guide	MVME197DIAG
MVME197DP and MVME197SP Single Board Computer Support Information	SIMVME197
MVME712M Transition Module and P2 Adapter Board User's Manual	MVME712M
MVME712-12, MVME712-13, MVME712A, MVME712AM, and MVME712B Transition Module and LCP2 Adapter Board User's Manual	MVME712A
MC68040/MC68EC040/MC68CL040 Microprocessor User's Manual	M68040UM/AD
MC88110 Second Generation RISC Microprocessor User's Manual	MC88110UM/AD
MC88410 Secondary Cache Controller User's Manual	MC88410UM/AD

Notes

1. The support information manual (SIMVME197) contains the connector interconnect signal information, parts lists, and the schematics for the specific board(s) indicated.

2. Although not shown in the above list, each Motorola Computer Group manual publication number is suffixed with characters which represent the revision level of the document, such as "/D2" (the second revision of a manual); a supplement bears the same number as the manual but has a suffix such as "/A1" (the first supplement to the manual). To further assist your development effort, Motorola has collected user's manuals for each of the peripheral controllers used on the MVME197 module series and other boards from the suppliers. This bundle includes manuals for the following:

68-1X7DS for use with the MVME197 series of Single Board Computers.

NCR 53C710 SCSI Controller Data Manual and Programmer's Guide Intel i82596 Ethernet Controller User's Manual Cirrus Logic CD2401 Serial Controller User's Manual SGS-Thompson MK48T08 NVRAM/TOD Clock Data Sheet

The following non-Motorola publications may also be of interest and may be obtained from the sources indicated. The VMEbus Specification is contained in ANSI/IEEE Standard 1014-1987.

ANSI/IEEE Std 1014-1987 Versatile Backplane Bus: VMEbus	The Institute of Electrical and Electronics Engineers, Incorporated Publication and Sales Department 345 East 47th Street New York, New York 10017-2633 Telephone: 1-800-678-4333
ANSI Small Computer System Interface-2 (SCSI-2), Draft Document X3.131-198X, Revision 10c	Global Engineering Documents P.O. Box 19539 Irvine, California 92713-9539 Telephone (714) 979-8135

The computer programs stored in the Read Only Memory of this device contain material copyrighted by Motorola Inc., first published 1991, and may be used only under license such as the License for Computer Programs (Article 14) contained in Motorola's Terms and Conditions of Sale, Rev. 1/79.

Motorola<sup>®</sup> and the Motorola symbol are registered trademarks of Motorola, Inc.

Delta Series, M88000, SYSTEM V/88, VMEmodule, VMEsystem, and 197bug are trademarks of Motorola, Inc.

Timekeeper and Zeropower are trademarks of Thompson Components.

All other products mentioned in this document are trademarks or registered trademarks of their respective holders

© Copyright Motorola 1994

All Rights Reserved

Printed in the United States of America

March 1994



This equipment generates, uses, and can radiate radio frequency energy and if not installed and used in accordance with the documentation for this product, may cause interference to radio communications. It has been tested and found to comply with the limits for a Class A Computing Device pursuant to Subpart J of Part 15 of FCC rules, which are designed to provide reasonable protection against such interference when operated in a commercial environment. Operation of this equipment in a residential area is likely to cause interference in which case the user, at the user's own expense, will be required to take whatever measures necessary to correct the interference.

## SAFETY SUMMARY SAFETY DEPENDS ON YOU

The following general safety precautions must be observed during all phases of operation, service, and repair of this equipment. Failure to comply with these precautions or with specific warnings elsewhere in this manual violates safety standards of design, manufacture, and intended use of the equipment. Motorola lnc. assumes no liability for the customer's failure to comply with these requirements. The safety precautions listed below represent warnings of certain dangers of which we are aware. You, as the user of the product, should follow these warnings and all other safety precautions necessary for the safe operation of the equipment in your operating environment.

#### GROUND THE INSTRUMENT.

To minimize shock hazard, the equipment chassis and enclosure must be connected to an electrical ground. The equipment is supplied with a three-conductor ac power cable. The power cable must either be plugged into an approved three-contact electrical outlet or used with a three-contact to two-contact adapter, with the grounding wire (green) firmly connected to an electrical ground (safety ground) at the power outlet. The power jack and mating plug of the power cable meet international Electrotechnical Commission (IEC) safety standards.

#### DO NOT OPERATE IN AN EXPLOSIVE ATMOSPHERE.

Do not operate the equipment in the presence of flammable gases or fumes. Operation of any electrical equipment in such an environment constitutes a definite safety hazard.

#### KEEP AWAY FROM LIVE CIRCUITS.

Operating personnel must not remove equipment covers. Only Factory Authorized Service Personnel or other qualified maintenance personnel may remove equipment covers for internal subassembly or component replacement or any internal adjustment. Do not replace components with power cable connected. Under certain conditions, dangerous voltages may exist even with the power cable removed. To avoid injuries, always disconnect power and discharge circuits before touching them.

#### DO NOT SERVICE OR ADJUST ALONE.

Do not attempt internal service or adjustment unless another person, capable of rendering first aid and resuscitation, is present.

#### USE CAUTION WHEN EXPOSING OR HANDLING THE CRT.

Breakage of the Cathode-Ray Tube (CRT) causes a high-velocity scattering of glass fragments (implosion). To prevent CRT implosion, avoid rough handling or jarring of the equipment. Handling of the CRT should be done only by qualified maintenance personnel using approved safety mask and gloves.

#### DO NOT SUBSTITUTE PARTS OR MODIFY EQUIPMENT.

Because of the danger of introducing additional hazards, do not install substitute parts or perform any unauthorized modification of the equipment. Contact your local Motorola representative for service and repair to ensure that safety features are maintained.

#### DANGEROUS PROCEDURE WARNINGS.

Warnings, such as the example below, precede potentially dangerous procedures throughout this manual. Instructions contained in the warnings must be followed. You should also employ all other safety precautions which you deem necessary for the operation of the equipment in your operating environment.



Dangerous voltages, capable of causing death, are present in this equipment. Use extreme caution when handling, testing, and adjusting.

SPD 15163 R-2 (9/93)

### CHAPTER 1 GENERAL INFORMATION

Introduction	1 <b>-</b> 1
General Description	1-1
Features	
Specifications	1-3
Cooling Requirements	1-4
FCC Compliance	
Equipment Required	
Support Information	

### CHAPTER 2 HARDWARE PREPARATION AND INSTALLATION

Introduction	
Unpacking Instructions	
Hardware Preparation	
Configuration Switches	
Configuration Switch S1: General Information	
Configuration Switch S1: General Purpose Functions	
(S1-1 to S1-8)	
Configuration Switch S1: System Controller Enable	
Function (S1-9)	
Configuration Switch S6: Serial Port 4 Clock Select	
(S6-1, S6-2)	
Connectors	
Installation Instructions	
MVME197 Module Installation	
System Considerations	

### CHAPTER 3 OPERATING INSTRUCTIONS

Introduction	
Controls and Indicators	
ABORT Switch S2	
RESET Switch S3	
Front Panel Indicators (DS1-DS6)	
Memory Maps	

Processor Bus Memory Map	
Detailed I/O Memory Maps	
BBRAM, TOD Clock Memory Map	
VMEbus Memory Map	
VMEbus Accesses to the Local Peripheral Bus	3-20
VMEbus Short I/O Memory Map	3-20
Software Initialization	3-20
Multi-MPU Programming Considerations	3-21
Local Reset Operation	

## CHAPTER 4 FUNCTIONAL DESCRIPTION

Introduction	4-1
Functional Description	4-1
Data Bus Structure	4-1
MC88110 MPU	4-4
MC88410 Cache Controller	4-4
BOOT ROM	4-4
Flash Memory	4-4
Onboard DRAM	4-4
Battery Backup RAM and Clock	4-5
VMEbus Interface	4-5
I/O Interfaces	
Serial Port Interface	
Printer Interface	
Ethernet Interface	
SCSI Interface	
SCSI Termination	
Peripheral Resources	
Programmable Tick Timers	
Watchdog Timer	
Software-Programmable Hardware Interrupts	
Processor Bus Timeout	
Local Peripheral Bus Timeout	
Interrupt Sources	4-9
PENDIX A EIA-232-D INTERCONNECTIONS	A-1

# List of Figures

Figure 2-1. MVME197DP/SP Switches, Connectors, and LED	
Indicators Location Diagram	2-2
Figure 4-1. MVME197SP Block Diagram	4-2
Figure 4-2. MVME197DP Block Diagram	
Figure A-1. Middle-of-the-Road EIA-232-D Configuration	
Figure A-2. Minimum EIA-232-D Connection	A-6

# **List of Tables**

Table 1-1. MVME197DP/SP Specifications	1 <b>-</b> 4
Table 3-1. Processor Bus Memory Map	
Table 3-2. Local Devices Memory Map	
Table 3-3. BusSwitch Register Memory Map	
Table 3-4. ECDM CSR Register Memory Map	
Table 3-5. DCAM (I <sup>2</sup> C) Register Memory Map	
Table 3-6. VMEchip2 Memory Map	
Table 3-7. PCCchip2 Memory Map	
Table 3-8. Printer Memory Map	
Table 3-9. Cirrus Logic CD2401 Serial Port Memory Map	
Table 3-10. 82596CA Ethernet LAN Memory Map	
Table 3-11. 53C710 SCSI Memory Map	
Table 3-12. MK48T08 BBRAM, TOD Clock Memory Map	
Table 3-13. BBRAM Configuration Area Memory Map	
Table 3-14. TOD Clock Memory Map	
Table A-1. EIA-232-D Interconnections	A-2

# GENERAL INFORMATION

1

## Introduction

This user's manual provides general information, preparation for use and installation instructions, operating instructions, and a functional description for the MVME197DP and MVME197SP versions of the MVME197 series of single board computers, hereafter referred to as the MVME197, unless separately specified.

## **General Description**

The MVME197 module is a double-high VMEmodule based on the MC88110 RISC (Reduced Instruction Set Computing) microprocessor.

The MVME197DP/SP module series have 128/256MB of onboard DRAM with programmable ECC (Error Checking and Correction), 256KB of external cache memory for **each** MC88110/MC88410 microprocessor/cache controller combination (note that the MVME197SP module series have only one MC88110/ MC88410 device combination), 4MB of flash memory, 8KB of static RAM (with battery backup), a time of day clock (with battery backup), an Ethernet transceiver interface, four serial ports with EIA-232-D interface, six tick timers, a watchdog timer, 256KB of BOOT ROM, a SCSI bus interface with DMA (Direct Memory Access), a Centronics printer port, an A16/A24/A32/D8/ D16/D32 VMEbus master/slave interface, and a VMEbus system controller.

Input/Output (I/O) signals are routed through the MVME197's backplane connector P2. A P2 Adapter Board or LCP2 Adapter board routes the signals and grounds from connector P2 to an MVME712 series transition module. The MVME197 supports the MVME712M, MVME712A, MVME712AM, and MVME712B transition boards (referred to here as the MVME712X, unless separately specified). The MVME197 also supports the MVME712-12 and MVME712-13 (referred to as the MVME712-XX, unless separately specified). These transition boards provide configuration headers, serial port drivers, and industry standard connectors for the I/O devices.

The MVME197 modules utilize eight ASIC devices (Application-Specific Integrated Circuits) described in the following order: BusSwitch, DCAM, ECDM, PCC2, and VME2.

## Note

#### For the MVME197 series, the term Local Bus, as used in other MVME1xx Single Board Computers, is referred to as the Local Peripheral Bus.

The BusSwitch ASIC provides an interface between the processor bus (MC88110/410 bus) and the local peripheral bus (MC68040 compatible bus). Refer to the board specific MVME197 block diagram. It provides bus arbitration for the MC88410 bus and serves as a seven level interrupt handler. It has programmable map decoders for both busses, as well as write post buffers on each, two tick timers, and four 32-bit general purpose registers.

The DCAM (DRAM Controller and Address Multiplexer) ASIC provides the address multiplexers and RAS/CAS/WRITE control for the DRAM as well as data control for the ECDM.

The ECDM (Error Correction and Data Multiplexer) ASIC multiplexes between four data paths on the DRAM array. Since the device handles 16 bits, four such devices are required on the MVME197 to accommodate the 64-bit data bus of the MC88110 microprocessor. Single-bit error correction and double-bit detection is performed in the ECDM.

The PCCchip2 (Peripheral Channel Controller) ASIC provides two tick timers and the interface to the LAN chip, the SCSI chip, the serial port chip, the printer port, and the BBRAM (Battery Backup RAM).

The VMEchip2 ASIC provides a VMEbus interface. The VMEchip2 includes two tick timers, a watchdog timer, programmable map decoders for the master and slave interfaces, and a VMEbus to/from the local peripheral bus DMA controller, a VMEbus to/from the local peripheral bus non-DMA programmed access interface, a VMEbus interrupter, a VMEbus system controller, a VMEbus interrupt handler, and a VMEbus requester.

The local peripheral bus to VMEbus transfers can be D8, D16, or D32. VMEchip2 DMA transfers to the VMEbus, however, can be 64 bits wide as Block Transfer (BLT).

## Features

These are some of the major features of the MVME197DP/SP single board computers:

□ Single MC88110 RISC Microprocessor with an MC88410 Cache Controller (MVME197SP module series only)

- □ Dual MC88110 RISC Microprocessors, each with one MC88410 Cache Controller (MVME197DP module series only)
- □ 256 kilobytes of external cache per processor, controlled by the MC88410
- □ 128 or 256 megabytes of 64-bit Dynamic Random Access Memory (DRAM) with Error Checking and Correction (ECC)
- □ 4 megabytes of Flash memory
- Gis status LEDs (FAIL, RUN, SCON, LAN, SCSI, and VME)
- □ 8 kilobytes of Static Random Access Memory (SRAM) and Time of Day (TOD) clock with Battery Backup RAM (BBRAM)
- □ Two push-button switches (ABORT and RESET)
- □ 256 kilobytes of BOOT ROM
- □ Six 32-bit tick timers for periodic interrupts
- □ Watchdog timer
- **□** Eight software interrupts
- □ I/O
  - SCSI Bus interface with Direct Memory Access (DMA)
  - Four serial ports with EIA-232-D buffers
  - Centronics printer port
  - Ethernet transceiver interface
- VMEbus interface
  - VMEbus system controller functions
  - VMEbus interface to local peripheral bus (A24/A32, D8/D16/D32 BLT (D8/D16/D32/D64))(BLT = Block Transfer)
  - Local peripheral bus to VMEbus interface (A24/A32, D8/D16/D32 BLT (D16/D32/D64))
  - VMEbus interrupter
  - VMEbus interrupt handler
  - Global CSR for inter-processor communications
  - DMA for fast local memory VMEbus transfers (A16/A24/A32, D16/D32 BLT (D16/D32/D64))

## **Specifications**

The specifications for the MVME197DP/SP are listed in the following table.

Characteristics	Specifications	
Power requirements	+5 Vdc (+/- 2.5%), 4.8 A (typical), 5.8 A (maximum) +12 Vdc (+/- 2.5%), 100 mA (maximum) -12 Vdc (+/- 2.5%), 100 mA (maximum)	
Operating temperature	0° to 55° C at point of entry of forced air (approximately 490 LFM)	
Storage temperature	-40° to 85° C	
Relative humidity	5% to 90% (non-condensing)	
Physical dimensions: PC board	Double-high VMEboard	
Height Width	9.187 inches (233.35 mm) 6.299 inches (160.00 mm)	
Thickness	0.063 inch (1.60 mm)	
PC board with connectors and front panel		
Height	10.309 inches (261.85 mm)	
Width	7.4 inches (188.00 mm)	
Thickness	0.80 inch (20.32 mm)	
Board connectors: P1 connector	A 96-pin connector which provides the interface to the VMEbus signals.	
P2 connector	A 96-pin connector which provides the interface to the extended VMEbus signals and other I/O signals.	
J1 connector	A 249-pin connector which provides the interface to the MC88110 address, data, and control signals to and from the mezzanine memory expansion.	
J4 connector	Connector pins not used, all ten pin sockets are soldered over.	

Table 1-1.	MVME197DP/SP	<b>Specifications</b>
------------	--------------	-----------------------

## **Cooling Requirements**

The Motorola MVME197 VMEmodule is specified, designed, and tested to operate reliably with an incoming air temperature range from 0° to 55° C (32° to 131° F) with forced air cooling at a velocity typically achievable by using a 100 CFM axial fan. Temperature qualification is performed in a standard Motorola VMEsystem 3000 chassis. Twenty-five watt load boards are inserted in two card slots, one on each side, adjacent to the board under test, to simulate

a high power density system configuration. An assembly of three axial fans, rated at 100 CFM per fan, is placed directly under the VME card cage. The incoming air temperature is measured between the fan assembly and the card cage, where the incoming airstream first encounters the module under test. Test software is executed as the module is subjected to ambient temperature variations. Case temperatures of critical, high power density integrated circuits are monitored to ensure component vendors specifications are not exceeded.

While the exact amount of airflow required for cooling depends on the ambient air temperature and the type, number, and location of boards and other heat sources, adequate cooling can usually be achieved with 10 CFM and 490 LFM flowing over the module. Less airflow is required to cool the module in environments having lower maximum ambients. Under more favorable thermal conditions, it may be possible to operate the module reliably at higher than 55° C with increased airflow. It is important to note that there are several factors, in addition to the rated CFM of the air mover, which determine the actual volume and speed of air flowing over a module.

## FCC Compliance

The MVME197 was tested in an FCC-compliant chassis, and meets the requirements for Class A equipment. FCC compliance was achieved under the following conditions:

- 1. Shielded cables on all external I/O ports.
- 2. Cable shields are connected to earth ground via metal shell connectors bonded to a conductive module front panel.
- 3. Conductive chassis rails connected to earth ground. This provides the path for connecting shields to earth ground.
- 4. All chassis and MVME197 front panel attachment screws are properly tightened.

For minimum RF emissions, it is essential that the conditions above be implemented; failure to do so could compromise the FCC compliance of the equipment containing the module.

## **Equipment Required**

The following equipment is required to make a complete system using the MVME197DP/SP:

System console terminal Disk drives and controllers

MVME712 series transition modules (MVME712-12, MVME712-13, MVME712A, MVME712AM, MVME712B, or MVME712M); P2 or LCP2 Adapter Boards

Operating system

The MVME197Bug debug monitor firmware (197Bug) is provided in the Flash memory on the MVME197 module. It provides over 50 debug, up/down line load, and disk bootstrap load commands, as well as a set of onboard diagnostics and a one-line assembler/disassembler. 197Bug includes a user interface which accepts commands from the system console terminal. 197Bug can also operate in a System Mode, which includes choices from a service menu. Refer to the *MVME197BUG 197Bug Debugging Package User's Manual* for more details.

The MVME712 series transition modules provide an interface between the MVME197 module and peripheral devices. They connect the MVME197 to EIA-232-D serial devices, Centronics-compatible parallel devices, SCSI devices, and Ethernet devices. A P2 Adapter Board or LCP2 Adapter Board and cable is required with the MVME712 series transition modules. Refer to the MVME712-12, MVME712-13, MVME712A, MVME712AM, and MVME712B Transition Modules and LCP2 Adapter Board User's Manual or the MVME712M Transition Module and P2 Adapter Board User's Manual for more details.

Software available for the MVME197 includes SYSTEM V/88 and real-time operating systems, programming languages, and other tools and applications. Contact your local Motorola sales office for more details.

## Support Information

Detailed support information such as connector signal descriptions, the module parts list, and the schematic diagram for the MVME197DP/SP is contained in the SIMVME197 Single Board Computer Support Information manual.

This manual may be obtained free of charge by contacting your local Motorola sales office.

# HARDWARE PREPARATION AND INSTALLATION

## Introduction

This chapter provides unpacking instructions, hardware preparation, and installation instructions for the MVME197DP/SP versions of the MVME197 series of single board computers. The MVME712X transition module hardware preparation is provided in separate manuals, refer to the *Related Documentation* section of this guide.

## **Unpacking Instructions**

## Note

# If shipping carton is damaged upon receipt, request that the carrier's agent be present during unpacking and inspection of equipment.

Carefully unpack the equipment from the shipping carton. Refer to the packing list and verify that all items are present. Save the shipping carton and packing materials for storing or reshipping of the equipment.

## Caution

# Avoid touching areas of integrated circuits. Static discharge can damage these components.

Inspect the equipment for any shipping damage. If no damage exists, then the module can be prepared for operation according to the following sections of this chapter.

## **Hardware Preparation**

To select the desired configuration and ensure proper operation of the MVME197DP/SP modules, certain modifications may be necessary before installation. These modifications are made through switch settings as described in the following sections. Many other modifications are done by setting bits in control registers after the MVME197 has been installed in a system. (The MVME197DP/SP registers are described in the *MVME197LE*, *MVME197DP*, and *MVME197SP Single Board Computers Programmer's Reference Guide* as listed in the *Related Documentation* section of this manual).

N





Figure 2-1. MVME197DP/SP Switches, Connectors, and LED Indicators Location Diagram

## **Configuration Switches**

The location of the switches, connectors, and LED indicators on the MVME197DP/SP is illustrated in Figure 2-1. The MVME197DP/SP has been factory tested and is shipped with factory switch settings that are described in the following sections. The MVME197DP/SP operates with its required and factory-installed Debug Monitor, MVME197Bug (197Bug), with these factory switch setting.

### **Configuration Switch S1: General Information**


Switch S1 is a bank of nine two-way switch segments. The following illustration shows the factory configuration of switch S1. The bit values are read as a one when the switch is **OFF** (open), and as a zero when the switch is **ON** (closed). The default value for switch S1 is shown below.



(FACTORY CONFIGURATION)

#### Configuration Switch S1: General Purpose Functions (S1-1 to S1-8)


The eight General Purpose Input lines (GPI0-GPI7) on the MVME197DP/SP may be configured with selectable switch segments S1-1 through S1-8. These switches can be read as a register (at \$FFF40088) in the VMEchip2 LCSR. Refer to the VMEchip2 chapter in the MVME197LE, MVME197DP, and MVME197SP Single Board Computers Programmer's Reference Guide for the status of lines GPI0 through GPI7. Factory configuration is with the general purposes input lines disabled (open).



S1-1 to S1-8: **OFF** -- All Ones (FACTORY CONFIGURATION)


#### Configuration Switch S1: System Controller Enable Function (S1-9)

The MVME197DP/SP can be the system controller. The system controller function is enabled or disabled by configuring selectable switch segment S1-9. When the MVME197DP/SP is the system controller, the SCON LED is turned **ON**. The VMEchip2 may be configured as a system controller as illustrated below. Factory configuration is with the system controller switch enabled (closed).



### Configuration Switch S6: Serial Port 4 Clock Select (S6-1, S6-2)

Serial port 4 can be configured to use clock signals provided by the RTXC4 and TRXC4 signal lines. Switch segments S6-1 and S6-2 on the MVME197DP/SP configures serial port 4 to drive or receive TRXC4 and RTXC4, respectively. Factory configuration is with serial port 4 set to receive both signals (open). The remaining configuration of the clock lines is accomplished by using the Serial Port 4 Clock Configuration Select header on the MVME712M transition module. Refer to the *MVME712M Transition Module and P2 Adapter Board User's Manual* for configuration of that header.



## Connectors

The MVME197DP/SP has two 64-position DIN connectors: P1 and P2. Connector P1 rows A, B, C, and connector P2 row B provide the VMEbus interconnection. Connector P2 rows A and C provide the interconnect to the SCSI bus, the serial ports, the Ethernet interface, and the Centronics printer.

The 249-pin mezzanine connector J1 (refer to the note below) provides the MVME197DP/SP modules series with an MC88110 bus interface for expansion memory. 32MB to 256MB expansion memory mezzanine modules are available for field upgrades. The MVME197 supports the addition of up to two memory expansion modules. Each module requires a VMEbus slot but does not physically connect to the VMEbus. The expansion memory has the same high speed access as the onboard main memory.

## Note

The MVME197LE module series and the MVME197DP/SP module series are different artworks. On the MVME197LE series, the mezzanine connector is designated J2, while on the MVME197DP/SP series, the same mezzanine connector is designated J1. The basic form, fit, and function of this mezzanine connector is not changed.

On the MVME197DP/SP module series there is a bank of ten two-way switch segments which is designated connector J4. This connector switch is not used and all ten switch segments are soldered over.

Refer to the *SIMVME197 Support Information User's Manual* for detailed connector signal descriptions.

## Installation Instructions

The following sections discuss installation of the MVME197DP/SP into a VME chassis, and system considerations. Ensure that the BOOT ROM device is installed. Ensure that all switches are configured as desired.

### **MVME197 Module Installation**

Now that the MVME197DP or MVME197SP module is ready for installation, proceed as follows:

a. Turn all equipment power **OFF** and disconnect the power cable from the power source.

# Caution

Inserting or removing modules while power is applied could result in damage to module components.



DANGEROUS VOLTAGES, CAPABLE OF CAUSING DEATH, ARE PRESENT IN THIS EQUIPMENT. USE EXTREME CAUTION WHEN HANDLING, TESTING, AND ADJUSTING.

- b. Remove the chassis cover as instructed in the equipment user's manual.
- c. Remove the filler panel(s) from the appropriate card slot(s) at the front and rear of the chassis (if the chassis has a rear card cage). The MVME197 module requires power from both P1 and P2. It may be installed in any double-height unused card slot, if it is not configured as the system controller. If the MVME197 is configured as the system controller, it must

be installed in the left-most card slot (slot 1) to correctly initiate the busgrant daisy-chain and to have proper operation of the IACK-daisy-chain driver. The MVME197 is to be installed in the front of the chassis and the MVME712X transition board which has a double-wide front panel is to be installed in the rear of the chassis.

- d. Carefully slide the MVME197 module into the card slot. Be sure the module is seated properly into the P1 and P2 connectors on the backplane. Do not damage or bend connector pins. Fasten the module in the chassis with screws provided, making good contact with the transverse mounting rails to minimize RFI emissions.
- e. Remove the IACK and BG jumpers from the header on the chassis backplane for the card slot in which the MVME197 is installed.
- f. Connect the P2 Adapter Board and specified cable(s) to the MVME197 at P2 on the backplane at the MVME197 slot, to mate with (optional) terminals or other peripherals at the EIA-232-D serial ports, parallel port, SCSI ports, and LAN Ethernet port. Refer to the manuals listed in *Related Documentation* section for information on installing the P2 Adapter Board and the MVME712X transition module. (Some connection diagrams are provided in the *MVME197LE*, *MVME197DP*, and *MVME197SP Single Board Computers Programmer's Reference Guide*). Some cable(s) are not provided with the MVME712X module and therefore, are made or provided by the user. (Motorola recommends using shielded cables for all connections to peripherals to minimize radiation). Connect the peripherals to the cable(s).
- g. Install any other required VMEmodules in the system.
- h. Replace the chassis cover.
- i. Connect the power cable to the ac power source and turn the equipment power **ON**.

## System Considerations

The MVME197 needs to draw power from both connectors P1 and P2 of the VMEbus backplane. Connector P2 is also used for the upper 16 bits of data for 32-bit transfers, and for the upper 8 address lines for the extended addressing mode. The MVME197 may not operate properly without its main board connected to connectors P1 and P2 of the VMEbus backplane.

Whether the MVME197 operates as a VMEbus master or as a VMEbus slave, it is configured for 32 bits of address and for 32 bits of data (A32/D32). However, it handles A16 or A24 devices in certain address ranges. D8 and/or D16

devices in the system must be handled by software. Refer to the memory maps in the *MVME197LE*, *MVME197DP*, and *MVME197SP Single Board Computers Programmer's Reference Guide*.

The MVME197 contains shared onboard DRAM whose base address is software-selectable. Both the onboard processor and off-board VMEbus devices see this local DRAM at base physical address \$00000000, as programmed by the MVME197Bug firmware. This may be changed, by software, to any other base address. Refer to the *MVME197LE*, *MVME197DP*, *and MVME197SP Single Board Computers Programmer's Reference Guide* for details.

If the MVME197 tries to access off-board resources in a non-existent location, and is not the system controller, and if the system does not have a global bus timeout, the MVME197 waits forever for the VMEbus cycle to complete. This would cause the system to hang up. There is only one situation in which the system might lack this global bus timeout: when the MVME197 is not the system controller and there is no global bus timeout elsewhere in the system.

Multiple MVME197 modules may be configured into a single VME card cage. In general, hardware multiprocessor features are supported.

Other MPUs on the VMEbus can interrupt, disable, communicate with and determine the operational status of the RISC processor(s). One register of the GCSR set includes four bits which function as location monitors to allow one MVME197 processor to broadcast a signal to other MVME197 processors, if any. All eight registers are accessible from any local processor as well as from the VMEbus.

The MVME197 provides +12 Vdc power to the Ethernet LAN transceiver interface through a 1 amp fuse (F2) located on the MVME197 module. If the Ethernet transceiver fails to operate, check the fuse. When using the MVME712M transition module, the yellow LED (DS1) on the MVME712M front panel lights when LAN power is available, indicating that the fuse is good.

# 

## Introduction

This chapter provides the necessary information to use the MVME197DP/SP VMEmodule in a system configuration. This includes controls and indicators, memory maps, and software initialization of the module.

## **Controls and Indicators**

The MVME197 Single Board Computer has two push-button switches (ABORT and RESET) and six LED (Light Emitting Diode) indicators (FAIL, SCON, RUN, LAN, VME, and SCSI), all located on the front panel of the module.

## ABORT Switch S2

When enabled by software, the front panel ABORT switch (S2) can generate a non-maskable type interrupt to CPU0 via the NMI\* signal. It is normally used to abort program execution and return to the 197Bug debugger. This capability is controlled via the ABORT register in the BusSwitch. Refer to the *BusSwitch* chapter of the *MVME197LE*, *MVME197DP*, and *MVME197SP Single Board Computers Programmer's Reference Guide* for more information.

## **RESET Switch S3**

The RESET switch (S3) will reset all the onboard devices and drive the SYSRESET\* signal if the MVME197 module **is** the system controller. The RESET switch (S3) will reset all the onboard devices, with the exception of the DCAM and ECDM, if the MVME197 module **is not** the system controller. The VMEchip2 generates the SYSRESET\* signal. The BusSwitch combines the VMEchip2 local reset, the power up reset, and the reset switch to generate a local board reset. Refer to the *Reset Module* section in the *BusSwitch* chapter of the *MVME197LE*, *MVME197DP*, and *MVME197SP Single Board Computers Programmer's Reference Guide* for more information.

The BusSwitch receives the reset switch signal, debounces it and combines it with the reset signal from the VMEchip2 to generate a board reset signal.

The VMEchip2 includes both a global and a local reset driver. When the chip operates as the VMEbus system controller, the reset driver provides a global system reset by asserting the VMEbus signal SYSRESET\*. A SYSRESET\* may

be generated by the RESET switch, a power up reset, a watchdog timeout, or by a control bit in the LCSR. SYSRESET\* remains asserted for at least 200 msec, as required by the VMEbus specification.

Similarly, the VMEchip2 provides an input signal and a control bit to initiate a local reset operation. By setting a control bit, software can maintain a board in a reset state, disabling a faulty board from participating in normal system operation.

The local reset driver is enabled even when the VMEchip2 is not the system controller. A local reset may be generated by the RESET switch, a power up reset, a watchdog timeout, a VMEbus SYSRESET\*, or a control bit in the GCSR.

### Front Panel Indicators (DS1-DS6)

The six LEDs on the MVME197 front panel are: FAIL, SCON, RUN, LAN, VME, and SCSI.

- 1. The yellow FAIL LED (DS1) is lit when the BRDFAIL signal line is active.
- 2. The green SCON LED (DS2) is lit when the VMEchip2 is the VMEbus system controller.
- 3. The green RUN LED (DS3) is lit when the MC88110 bus MC\* pin is low.
- 4. The green LAN LED (DS4) lights when the LAN chip is the local peripheral bus master.
- 5. The green VME LED (DS5) lights when the board is using the VMEbus or when the board is accessed by the VMEbus.
- 6. The green SCSI LED (DS6) lights when the SCSI chip is the local peripheral bus master.

## **Memory Maps**

There are four points of view for the memory maps: 1) the mapping of all resources as viewed by each processor bus (PAA/PDA+PAB/PDB bus), 2) the mapping of onboard/off-board resources as viewed from the Local Peripheral Bus (MC68040 compatible bus), 3) the mapping of all resources as viewed by each of the MC88410 Cache Controllers (PA/PD bus), and 4) the mapping of onboard resources as viewed by VMEbus Masters (VMEbus memory map).

### **Processor Bus Memory Map**

Care should be taken, since memory maps 2, 3, and 4 are programmable. It is recommended that direct mapping from the PA/PD Bus to the Local Peripheral Bus be used.

The memory maps of MVME197 devices are provided in the following tables. Table 3-1 is the entire map from \$00000000 to \$FFFFFFFF. Many areas of the map are user-programmable, and suggested uses are shown in the table. This is assuming no address translation is used between the PA/PD bus and local peripheral bus and between the local peripheral bus and VMEbus. The cache inhibit function is programmable in the MC88110. The onboard I/O space must be marked cache inhibit and serialized in its page table. Table 3-2 further defines the map for the local devices.

Address Range	Devices Accessed	Port Size	Size	Software Cache Inhibit	Notes
\$00000000 - (DRAMSIZE -1)	User Programmable (Onboard DRAM)	D64	DRAMSIZE	N	1
DRAMSIZE - \$FF7FFFFF	User Programmable (VMEbus)	D32/D16	3GB	?	2,3
\$FF800000 - \$FFBFFFFF	Flash Memory	D32	4MB	Ν	5
\$FFC00000 - \$FFEFFFFF	reserved		3MB		4
\$FFF00000 - \$FFFEFFFF	Local Devices (Refer to next table)	D32-D8	1MB	Y	
\$FFFF0000 - \$FFFFFFFF	User Programmable (VMEbus A16)	D32/D16	64KB	?	1,3

Table 3-1. Processor Bus Memory Map

- **1.** This area is user-programmable. The suggested use is shown in the table. The DRAM decoder is programmed in the DCAM through the ECDM I<sup>2</sup>C bus interface. The Processor Bus to Local Peripheral Bus and the Local Peripheral Bus to Processor Bus decoders are programmed in the BusSwitch. The Local Peripheral to VMEbus (master) and VMEbus to Local Peripheral Bus (slave) decoders are programmed in the VMEchip2.
  - 2. Size is approximate.
  - 3. Cache inhibit depends on devices in area mapped.
  - 4. This area is not decoded. If these locations are accessed and the local peripheral bus timer is enabled, the cycle times out and is terminated by a TEA signal.
  - 5. This area is user programmable via the BusSwitch. Default size is 4 megabytes.

Notes

The following table focuses on the Local Devices portion of the Memory Map.

Address Range	Devices Accessed	Port Size	Size	Notes
\$FFF00000 - \$FFF00FFF	BusSwitch	D64-D8	4KB	1
\$FFF01000 - \$FFF01FFF	ECDM (DCAM access)		4KB	1
\$FFF02000 - \$FFF02FFF	reserved		4KB	4
\$FFF03000 - \$FFF03FFF	reserved		4KB	4
\$FFF04000 - \$FFF04FFF	reserved		4KB	4
\$FFF05000 - \$FFF05FFF	reserved		4KB	4
\$FFF06000 - \$FFF06FFF	reserved		4KB	4
\$FFF07000 - \$FFF07FFF	User defined		4KB	4
\$FFF08000 - \$FFF3FFFF	reserved		224KB	4
\$FFF40000 - \$FFF400FF	VMEchip2 (LCSR)	D32	256B	1,2,3
\$FFF40100 - \$FFF401FF	VMEchip2 (GCSR)	D32-D8	256B	1,2,3
\$FFF40200 - \$FFF40FFF	reserved		3.5KB	4,5
\$FFF41000 - \$FFF41FFF	reserved		4KB	4
\$FFF42000 - \$FFF42FFF	PCCchip2	D32-D8	4KB	1,2
\$FFF43000 - \$FFF43FFF	reserved		4KB	4
\$FFF44000 - \$FFF44FFF	reserved		4KB	3
\$FFF45000 - \$FFF45FFF	CD2401 (Serial Comm. Cont.)	D16-D8	4KB	1,2
\$FFF46000 - \$FFF46FFF	82596CA (LAN)	D32	4KB	1,2,6
\$FFF47000 - \$FFF47FFF	53C710 (SCSI)	D32/D8	4KB	1,2
\$FFF48000 - \$FFF4FFFF	reserved		32KB	4
\$FFF50000 - \$FFF6FFFF	reserved		128KB	4
\$FFF70000 - \$FFF77FFF	reserved		32KB	4
\$FFF78000 - \$FFF7FFFF	reserved		288KB	4
\$FFF80000 - \$FFFBFFFF	DROM (BOOT ROM)		256KB	7
\$FFFC0000 - \$FFFCFFFF	MK48T08 (BBRAM,TOD Clk)	D32-D8	64KB	1,2
\$FFFD0000 - \$FFFEFFFF	reserved		128KB	4

Table 3-2. Local Devices Memory Map

## Notes

1. For a complete description of the register bits, refer to the appropriate data sheet for the specific chip. For a more detailed memory map refer to the following detailed peripheral device memory maps.

- 2. Address is the physical address going to the device. It is after the BusSwitch translation from the MC88110 address to the device seen address.
- 3. Writes to the LCSR in the VMEchip2 must be 32 bits. LCSR writes of 8 or 16 bits terminate with a TEA signal. Writes to the GCSR may be 8, 16, or 32 bits. Reads to the LCSR and GCSR may be 8, 16, or 32 bits.
- 4. This area does not return an acknowledge signal. If the processor bus timeout timer is enabled, the access times out and is terminated by a TEA signal.
- 5. Size is approximate.
- 6. Port commands to the 82596CA must be written as two 16-bit writes: upper word first and lower word second.
- 7. DROM (BOOT ROM) appears at \$0 following a local peripheral bus reset. The DROM appears at 0 until the DR0 bit is cleared in the PCCchip2. In addition, the ROM0 bit in the ROMCR register of the BusSwitch must be cleared before the DRAM is accessed.

#### **Detailed I/O Memory Maps**

Tables 3-3 through 3-14 give the detailed memory maps for the BusSwitch register, the ECDM CSR register, the DCAM (I<sup>2</sup>C) register, the VMEchip2 register, the PCCchip2 register, the printer register, the CD2401 Serial Port register, the Ethernet LAN register, the SCSI Controller register, and the BBRAM/TOD Clock register.

### Table 3-3. BusSwitch Register Memory Map

#### BusSwitch Base Address = \$FFF00000 Offset

JIISEL														
	63	56	55	48	47	32	31	16	15	0				
0	CHI	PID	CHII	PREV	GC	SR	IOD	ATA	IOI	DIR				
8		PSA	AR1		PEA	AR1	PSA	AR2	PEA	AR2				
10		PSA	AR3		PEA	AR3	PSA	AR4	PEA	AR4				
18		PT	R1		PTS	5R1	PT	R2	PTS	SR2				
20		PT	R3		PTS	SR3	РТ	R4	PTS	SR4				
28		SSA	AR1		SEA	AR1	SSA	AR2	SEA	AR2				
30		SSA	AR3		SEA	AR3	SSA	AR4	SEA	AR4				
38		ST	R1		STS	5R1	ST	R2	STS	5R2				
40		ST	R3		STS	SR3	ST	R4	STS	SR4				
48	PA	R1	PA	R2	PAR3	PAR4	SAR1	SAR2	SAR3	SAR4				
50			BTIN	MER	PADJUST	PCOUNT		PA	AL					
58				WF	PPA		WP	TPA	WPPAT					
60		RON	MCR		TCTRL1	TCTRL2	LEVEL	MASK	ISEL0	ISEL1				
68	ABC	DRT	CPI	NT	TINT1	TINT2	WPINT	PALINT	XINT	VBASE				
70				TCO	MP1			TCOU	JNT1					
78				TCO	MP2			TCOU	JNT2					
80				GP	'R1			GP	'R2					
88				GP	°R3			GP	'R4					
90				XCT	AGS									

100	XCCR	VECTOR1
108	VECTOR2	VECTOR3
110	VECTOR4	VECTOR5
118	VECTOR6	VECTOR7

#### Base Address = \$FF8XXXXX (MVME197DP and MVME197SP only)

XCFR

3

## Table 3-4. ECDM CSR Register Memory Map

#### Sub-System Memory CSR Base Address = \$FFF01000

#### Offset/Register:

ECI	OM0	ECI	DM1	ECC	DM2	ECDM3						
ADDR/REGISTER												
00 / MEMCON0	01 / ECDMID0	02 / MEMCON1	03 / ECDMID1	04 / MEMCON2	05 / ECDMID2	06 / MEMCON3	07 / ECDMID3					
08 / SYNSTATO	09 / ERSTAT0	0A / SYNSTAT1	0B / ERSTAT1	0C / SYNSTAT2	0D / ERSTAT2	0E / SYNSTAT3	0F / ERSTAT3					
10 / I2CON0	11 / I2STAT0	12 / I2CON1	13 / I2STAT1	14 / I2CON2	15 / I2STAT2	16 / I2CON3	17 / I2STAT3					
18 / I2DATA0	19 / I2ADDR0	1A / I2DATA1	1B / I2ADDR1	1C / I2DATA2	1D / I2ADDR2	1E / I2DATA3	1F / I2ADDR3					
D63 D56	D55 D48	D47 D40	D39 D32	D31 D24	D23 D16	D15 D8	D7 D0					

ECDM register map of four ECDM devices in a 64-bit system. The byte offset address is shown next to each register.

Table 3-5. DCAM (I <sup>2</sup> C) Register Memor	у Мар
---	-------

DCAM (I<sup>2</sup>C) Base Address = \$C0 (default) Offset

	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0		
00 00				ID Re	gister					
01 01				Version	Register					
02 02	SL31	SL30	SL29	SL28	SL27	SL26	SL25	DISRAM		
03 03	SH31	SH30	SH29	SH28	SH27	SH26	SH25	SCRUB1TIME		
04 04	CASCLKSL	CASCLK2	CASCLK1	PGMODE	ONEBANK	DRAMSIZ3	DRAMSIZ2	DRAMSIZ1		
05 05	REF7	REF6	REF5	REF4	REF3	REF2	REF1	REF0		
06 06	REFTAIL4	REFTAIL3	REFTAIL2	REFTAIL1	REF11	REF10	REF9	REF8		
07 07	NOT USED	NOT USED	RDTAIL5	RDTAIL4	RDTAIL3	RDTAIL2	RDTAIL1	RTCLKSL		
08 08	READACK7	READACK6	READACK5	READACK4	READACK3	READACK2	READACK1	INTRRUPT		
09 09	NOT USED	READOE6	READOE5	READOE4	READOE2	READOE1	NOT USED			
0A 10	FECCKSL	BREADOE6	BREADOE5	BREADOE4	BREADOE3	BREADOE2	BREADOE1	PCGCLKSL		
0B 11	PCHG7	PCHG6	PCHG5	PCHG4	PCHG3	PCHG2	PCHG1	PCHG0		
0C 12	SLECDM5	SLECDM4	SLECDM3	SLECDM2	FLECDM4	FLECDM3	FLECDM2	FLECDM1		
0D 13	NOT USED	ERAMOE6	ERAMOE5	ERAMOE4	ERAMOE3	ERAMOE2	ERAMOE1	ROECLKSL		
0D 14	NOT USED	RMWRMOE6	RMWRMOE5	RMWRMOE4	RMWRMOE3	RMWRMOE2	RMWRMOE1	RMWOE5		
0F 15	CSRTAIL7	CSRTAIL6	CSRTAIL5	CSRTAIL4	CSRTAIL3	CSRTAIL2	CSRTAIL1	NOT USED		
10 16	BWRTTL4	BWRTTL3	BWRTTL2	BWRTTL1	RMWOE4	RMWOE3	RMWOE2	RMWOE1		
11 17	SECCLKSL	RMWOCKSL	BWRITE5	BWRITE4	BWRITE3	BWRITE2	BWRITE1	WRCLKSEL		
12 18	NOT USED	NOT USED	RMW5	RMW4	RMW3	RMW2	RMW1	NOT USED		
13 19	RMWTAIL7	RMWTAIL6	RMWTAIL5	RMWTAIL4	RMWTAIL3	RMWTAIL2	RMWTAIL1	RMWTLCSL		
14 20	CBRDOE3	CBRDOE2	CBRDOE1	NOT USED	CREADOE3	CREADOE2	CREADOE1	BWRTCSL		
15 21	SC9	SC8	SC7	SC6	SC5	SC4	SC3	SC2		
16 22	SC17	SC16	SC15	SC14	SC13	SC12	SC11	SC10		
17 23	SC25	SC24	SC23	SC22	SC21	SC20	SC19	SC18		
18 24	NOT USED	SC32	SC31	SC30	SC29	SC28	SC27	SC26		
19 25	NOT USED	NOT USED	NOT USED	CBTAIL4	CBTAIL3	CBTAIL2	CBTAIL1	CBTLCKSL		
1A 26	CSR7	CSR6	CSR5	CSR4	NOT USED	NOT USED	NOT USED	NOT USED		
1B 27	CSR15	CSR14	CSR13	CSR12	CSR11	CSR10	CSR9	CSR8		
1C 28	CSR23	CSR22	CSR21	CSR20	CSR19	CSR18	CSR17	CSR16		
1D 29	CSR31	CSR30	CSR29	CSR28	CSR27	CSR26	CSR25	CSR24		
1E 30	NOT USED	NOT USED	BRDTAIL5	BRDTAIL4	BRDTAIL3	BRDTAIL2	BRDTAIL1	NOT USED		
1F 31										
	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0		

DCAM registers are only accessible/addressable on the DRAM sub-system  $\mathsf{I}^2\mathsf{C}$  bus through the ECDM  $\mathsf{I}^2\mathsf{C}$  interface.

# Table 3-6. VMEchip2 Memory Map(Sheet 1 of 4)

#### VMEchip2 LCSR Base Address = \$FFF40000 OFFSET:

	D3	1 D30	D29	D	28 [	027	D26	D	025	D24	D23	D2	2 D2	1 D20	D19	D18	D17	D16	016 D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1												D0			
00							VM	IEbu	is SLA	VE EN	IDING /	ADDI	RESS 1						VMEbus SLAVE STARTING ADDRESS 1															
04							VM	1Ebu	is SLA	VE EN	IDING /	ADDI	RESS 2											VME	bus SL/	WE ST	ARTING	ADDR	ESS 2					
08					,	VMEb	ous SL/	AVE	ADD	RESS	TRANS	SLATI	ON ADI	RESS 1					VMEbus SLAVE ADDRESS TRANSLATION SELECT 1															
0C		VMEbus SLAVE ADDRESS TRANSLATION ADDRESS 2															VMEbus SLAVE ADDRESS TRANSLATION SELECT 2																	
10															(VB) DAT 2	B) I (VB) (VB) (VB) (VB) (VB) (VB) (VB) (VB)												) (VB) 1 DAT 1						
14	LOCAL BUS SLAVE ENDING ADDRESS 1														LOCAL BUS SLAVE STARTING ADDRESS 1																			
18							LOC	AL B	BUS S	LAVE	ENDING	G AD	DRESS	2										LOCAL	. BUS S	LAVE S	TARTIN	NG ADD	RESS	2				
1C							LOC	AL B	BUS S	LAVE	ENDING	G AD	DRESS	3										LOCAL	. BUS S	LAVE S	TARTIN	NG ADD	RESS	3				
20							LOC	AL B	BUS S	LAVE	ENDING	G AD	DRESS	4										LOCAL	. BUS S	LAVE S	TARTIN	NG ADD	RESS	4				
24					LC	CAL	BUS S	SLAV	/E AD	DRES	S TRAM	NSLA	TION AI	DRESS	4								LOCA	L BUS S	SLAVE /	ADDRE	SS TRA	NSLAT	ION SE	LECT	4			
28	(LB D16 EN	8) (LB) 6 WP N EN				(LB) /	AM 4				(LB) D16 EN	(LE W E1	3) P N		(LB	) AM 3			(LB) D16 EN	(LB) WP EN			(LB)	AM 2			(LB) D16 EN	(LB) WP EN			(LB	) AM 1		
2C	2C         (VB) GCSR GROUP ADDRESS         (VB) GCSR LB BOARD ADDRESS         LB EN4         LB EN3         LB EN2											LB EN1	LB I2 EN	LB I2 WP	LB I2 SU	LB I2 PD	LB I1 EN	LB I1 D16	LB I1 WP	LB I1 SU	S	ÓM IZE (X)	R	OM BA SPEE (XX)	D	R	DM BA SPEE (XX	D						
	D3 <sup>-</sup>	1 D30	D29	D	28 E	027	D26	D	025	D24	D23	D2	2 D2	1 D20	D19	D18	D17	D16	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
			-																															

LB = Local Bus


(LB) = Local Bus Slave

LV = Local Bus to VMEbus

- VB = VMEbus
- (VB) = VMEbus Slave
- (XX) = Not Used on the MVME197 Series

### Table 3-6. VMEchip2 Memory Map (Continued) (Sheet 2 of 4)

#### VMEchip2 LCSR Base Address = \$FFF40000 OFFSET:



# Table 3-6. VMEchip2 Memory Map (Continued) (Sheet 3 of 4)

VMEchip2 LCSR Base Address = \$FFF40000

o	FF	SE	1:	
-	•••			

	D31	D30	D29	D28	D27	D26	D25	D24	D23	D22	D21	D20	D19	D18	D17	D16	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
68	AC FAIL IRQ	AB SW IRQ	SYS FAIL IRQ	MWP ERR IRQ	PE IRQ	IRQ1 EDGE IRQ	TIC TIM2 IRQ	TIC TIM1 IRQ	VME IACK IRQ	DMAC IRQ	GCSR SIG3 IRQ	GCSR SIG2 IRQ	GCSR SIG1 IRQ	GCSR SIG0 IRQ	GCSR LM1 IRQ	GCSR LM0 IRQ	LB SW7 IRQ	LB SW6 IRQ	LB SW5 IRQ	LB SW4 IRQ	LB SW3 IRQ	LB SW2 IRQ	LB SW1 IRQ	LB SW0 IRQ	SPARE	VME IRQ7 IRQ	VME IRQ6 IRQ	VME IRQ5 IRQ	VME IRQ4 IRQ	VME IRQ3 IRQ	VME IRQ2 IRQ	VME IRQ1 IRQ
6C	EN IRQ 31	EN IRQ 30	EN IRQ 29	EN IRQ 28	EN IRQ 27	EN IRQ 26	EN IRQ 25	EN IRQ 24	EN IRQ 23	EN IRQ 22	EN IRQ 21	EN IRQ 20	EN IRQ 19	EN IRQ 18	EN IRQ 17	EN IRQ 16	EN IRQ 15	EN IRQ 14	EN IRQ 13	EN IRQ 12	EN IRQ 11	EN IRQ 10	EN IRQ 9	EN IRQ 8	EN IRQ 7	EN IRQ 6	EN IRQ 5	EN IRQ 4	EN IRQ 3	EN IRQ 2	EN IRQ 1	EN IRQ 0
70																	SET IRQ 15	SET IRQ 14	SET IRQ 13	SET IRQ 12	SET IRQ 11	SET IRQ 10	SET IRQ 9	SET IRQ 8								
74	CLR IRQ 31	CLR IRQ 30	CLR IRQ 29	CLR IRQ 28	CLR IRQ 27	CLR IRQ 26	CLR IRQ 25	CLR IRQ 24	CLR IRQ 23	CLR IRQ 22	CLR IRQ 21	CLR IRQ 20	CLR IRQ 19	CLR IRQ 18	CLR IRQ 17	CLR IRQ 16	CLR IRQ 15	CLR IRQ 14	CLR IRQ 13	CLR IRQ 12	CLR IRQ 11	CLR IRQ 10	CLR IRQ 9	CLR IRQ 8								
78			ACFAIL Q LEVE				ABORT	ĒL			SYSFAII Q LEVE			POS	TER W ST ERR Q LEVE	OR			ITY ERI				IRQ1 E-SENS Q LEVI				K TIME Q LEVE				K TIME Q LEVE	
7C		ACK	VMEbus NOWLE	DGE		IR	DMAC RQ LEVE	EL		IR	GCSR SIG 3 Q LEVE	L			GCSR SIG 2 Q LEVE	L		IR	GCSR SIG 1 Q LEVE	EL		IR	GCSR SIG 0 Q LEVI	EL			GCSR LM 1 Q LEVE	EL			GCSR LM 0 Q LEVE	:L
80		IR	SW7 Q LEVE	ĒL		IR	SW6 RQ LEVE	EL		IR	SW5 Q LEVE	L		IR	SW4 Q LEVE	L		IR	SW3 RQ LEVE	EL		IR	SW2 Q LEVI	EL		IR	SW1 Q LEVE	ĒL		IR	SW0 Q LEVE	:L
84			SPARE Q LEVE				VMEbus IRQ7 RQ LEVE	-			VMEbus IRQ6 Q LEVE			VMEbus IRQ5 IRQ LEVEL					VMEbus IRQ4 RQ LEVE	-			VMEbus IRQ3 Q LEVI	-			/MEbus IRQ2 Q LEVE	-			VMEbus IRQ1 Q LEVE	
88		VECTO REGIS				VECTO REGIS			MST IRQ EN	SYS FAIL LEVEL	AC FAIL LEVEL	ABORT LEVEL		GENERAL PURPOSE I/O ENABLE				GENI PURI I/O OL	POSE			GENI PURF I/O IN	POSE				GENER	RAL PUI	RPOSE	INPUT		
	D31	D30	D29	D28	D27	D26	D25	D24	D23	D22	D21	D20	D19	D18	D17	D16	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0

LB = Local Bus


(LB) = Local Bus Slave

LV = Local Bus to VMEbus

- VB = VMEbus
- (VB) = VMEbus Slave
- (XX) = Not Used on the MVME197 Series

# Table 3-6. VMEchip2 Memory Map (Continued) (Sheet 4 of 4)

#### VMEchip2 GCSR Base Address = \$FFF40100



L = Local Bus Offset. V = VMEbus Offset. **Operating Instructions**