Go Back
FEB_2214 23.07.24 10:38:01
TextEdit.txt
10:38:01:ST3_Shared:INFO: oooooooooooooooooooooooooooooooooooooooooooooooooooooooooooo
10:38:01:ST3_Shared:INFO: FEB-Microcable
10:38:01:ST3_Shared:INFO: oooooooooooooooooooooooooooooooooooooooooooooooooooooooooooo
10:38:01:febtest:INFO: Testing FEB with SN 2214
10:38:03:smx_tester:INFO: Scanning setup
10:38:03:elinks:INFO: Disabling clock on downlink 0
10:38:03:elinks:INFO: Disabling clock on downlink 1
10:38:03:elinks:INFO: Disabling clock on downlink 2
10:38:03:elinks:INFO: Disabling clock on downlink 3
10:38:03:elinks:INFO: Disabling clock on downlink 4
10:38:03:setup_element:INFO: Checking SOS, encoding_mode: SOS
10:38:03:master:INFO: Setting encoding mode SOS for groups [0], downlinks [0]
10:38:03:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
10:38:03:elinks:INFO: Disabling clock on downlink 0
10:38:03:elinks:INFO: Disabling clock on downlink 1
10:38:03:elinks:INFO: Disabling clock on downlink 2
10:38:03:elinks:INFO: Disabling clock on downlink 3
10:38:03:elinks:INFO: Disabling clock on downlink 4
10:38:03:setup_element:INFO: Checking SOS, encoding_mode: SOS
10:38:03:master:INFO: Setting encoding mode SOS for groups [0], downlinks [1]
10:38:03:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
10:38:03:elinks:INFO: Disabling clock on downlink 0
10:38:03:elinks:INFO: Disabling clock on downlink 1
10:38:03:elinks:INFO: Disabling clock on downlink 2
10:38:03:elinks:INFO: Disabling clock on downlink 3
10:38:03:elinks:INFO: Disabling clock on downlink 4
10:38:03:setup_element:INFO: Checking SOS, encoding_mode: SOS
10:38:03:master:INFO: Setting encoding mode SOS for groups [0], downlinks [2]
10:38:03:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 24
10:38:03:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 25
10:38:03:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 26
10:38:03:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 27
10:38:03:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 28
10:38:03:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 29
10:38:04:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 30
10:38:04:setup_element:INFO: SOS detected for group 0, downlink 2, uplink 31
10:38:04:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
10:38:04:elinks:INFO: Disabling clock on downlink 0
10:38:04:elinks:INFO: Disabling clock on downlink 1
10:38:04:elinks:INFO: Disabling clock on downlink 2
10:38:04:elinks:INFO: Disabling clock on downlink 3
10:38:04:elinks:INFO: Disabling clock on downlink 4
10:38:04:setup_element:INFO: Checking SOS, encoding_mode: SOS
10:38:04:master:INFO: Setting encoding mode SOS for groups [0], downlinks [3]
10:38:04:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
10:38:04:elinks:INFO: Disabling clock on downlink 0
10:38:04:elinks:INFO: Disabling clock on downlink 1
10:38:04:elinks:INFO: Disabling clock on downlink 2
10:38:04:elinks:INFO: Disabling clock on downlink 3
10:38:04:elinks:INFO: Disabling clock on downlink 4
10:38:04:setup_element:INFO: Checking SOS, encoding_mode: SOS
10:38:04:master:INFO: Setting encoding mode SOS for groups [0], downlinks [4]
10:38:04:setup_element:INFO: Reassigning uplinks to uplinks which passed SOS detection
10:38:04:setup_element:INFO: Scanning clock phase
10:38:04:master:INFO: Setting encoding mode SOS for groups [0], downlinks [2]
10:38:04:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [2]
10:38:04:setup_element:INFO: Clock phase scan results for group 0, downlink 2
10:38:04:setup_element:INFO: Eye window for uplink 24: _________________________________________________________________XXXXXXXXX______
Clock Delay: 29
10:38:04:setup_element:INFO: Eye window for uplink 25: _________________________________________________________________XXXXXXXXX______
Clock Delay: 29
10:38:04:setup_element:INFO: Eye window for uplink 26: __________________________________________________________________XXXXXXXX______
Clock Delay: 29
10:38:04:setup_element:INFO: Eye window for uplink 27: __________________________________________________________________XXXXXXXX______
Clock Delay: 29
10:38:04:setup_element:INFO: Eye window for uplink 28: __________________________________________________________________XXXXXXXX______
Clock Delay: 29
10:38:04:setup_element:INFO: Eye window for uplink 29: __________________________________________________________________XXXXXXXX______
Clock Delay: 29
10:38:04:setup_element:INFO: Eye window for uplink 30: ___________________________________________________________________XXXXXXX______
Clock Delay: 30
10:38:04:setup_element:INFO: Eye window for uplink 31: ___________________________________________________________________XXXXXXX______
Clock Delay: 30
10:38:04:setup_element:INFO: Setting the clock phase to 29 for group 0, downlink 2
10:38:04:setup_element:INFO: Scanning data phases
10:38:04:master:INFO: Setting encoding mode SOS for groups [0], downlinks [2]
10:38:04:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [2]
10:38:09:setup_element:INFO: Data phase scan results for group 0, downlink 2
10:38:10:setup_element:INFO: Eye window for uplink 24: _______XXXXXX___________________________
Data delay found: 29
10:38:10:setup_element:INFO: Eye window for uplink 25: __________XXXXX_________________________
Data delay found: 32
10:38:10:setup_element:INFO: Eye window for uplink 26: ________XXXXX___________________________
Data delay found: 30
10:38:10:setup_element:INFO: Eye window for uplink 27: ___________XXXXXX_______________________
Data delay found: 33
10:38:10:setup_element:INFO: Eye window for uplink 28: ____________XXXXX_______________________
Data delay found: 34
10:38:10:setup_element:INFO: Eye window for uplink 29: ______________XXXXX_____________________
Data delay found: 36
10:38:10:setup_element:INFO: Eye window for uplink 30: ______________XXXXXX____________________
Data delay found: 36
10:38:10:setup_element:INFO: Eye window for uplink 31: ______________XXXXXXXX__________________
Data delay found: 37
10:38:10:setup_element:INFO: Setting the data phase to 29 for uplink 24
10:38:10:setup_element:INFO: Setting the data phase to 32 for uplink 25
10:38:10:setup_element:INFO: Setting the data phase to 30 for uplink 26
10:38:10:setup_element:INFO: Setting the data phase to 33 for uplink 27
10:38:10:setup_element:INFO: Setting the data phase to 34 for uplink 28
10:38:10:setup_element:INFO: Setting the data phase to 36 for uplink 29
10:38:10:setup_element:INFO: Setting the data phase to 36 for uplink 30
10:38:10:setup_element:INFO: Setting the data phase to 37 for uplink 31
10:38:10:setup_element:INFO: Beginning SMX ASICs map scan
10:38:10:master:INFO: Setting encoding mode SOS for groups [0], downlinks [2]
10:38:10:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [2]
10:38:10:master:INFO: Setting encoding mode EOS for groups [0], downlinks [2]
10:38:10:master:INFO: Setting encoding mode FRAME for groups [0], downlinks [2]
10:38:10:uplink:INFO: Setting uplinks mask [24, 25, 26, 27, 28, 29, 30, 31]
10:38:10:setup_element:INFO: Adding ASIC 0x1, ASIC uplink 0, uplink 30
10:38:10:setup_element:INFO: Adding ASIC 0x1, ASIC uplink 1, uplink 31
10:38:10:setup_element:INFO: Adding ASIC 0x3, ASIC uplink 0, uplink 28
10:38:10:setup_element:INFO: Adding ASIC 0x3, ASIC uplink 1, uplink 29
10:38:11:setup_element:INFO: Adding ASIC 0x5, ASIC uplink 0, uplink 26
10:38:11:setup_element:INFO: Adding ASIC 0x5, ASIC uplink 1, uplink 27
10:38:11:setup_element:INFO: Adding ASIC 0x7, ASIC uplink 0, uplink 24
10:38:11:setup_element:INFO: Adding ASIC 0x7, ASIC uplink 1, uplink 25
10:38:12:setup_element:INFO: Performing Elink synchronization
10:38:12:master:INFO: Setting encoding mode SOS for groups [0], downlinks [2]
10:38:12:master:INFO: Setting encoding mode K.28.1 for groups [0], downlinks [2]
10:38:12:master:INFO: Setting encoding mode EOS for groups [0], downlinks [2]
10:38:12:master:INFO: Setting encoding mode FRAME for groups [0], downlinks [2]
10:38:12:setup_element:INFO: Writing SMX Elink masks for group 0, downlink 2
10:38:12:uplink:INFO: Enabling uplinks [24, 25, 26, 27, 28, 29, 30, 31]
|_________________________________________________________________________|
_addr_|_upli_|_dwnli_|_grp_|_uplinks_|_#uplinks_|_uplinks_map_
1 | [0] | 2 | 0 | [30] | 2 | [(0, 30), (1, 31)]
3 | [0] | 2 | 0 | [28] | 2 | [(0, 28), (1, 29)]
5 | [0] | 2 | 0 | [26] | 2 | [(0, 26), (1, 27)]
7 | [0] | 2 | 0 | [24] | 2 | [(0, 24), (1, 25)]
|_________________________________________________________________________|
10:38:13:febtest:INFO: Init all SMX (CSA): 30
10:38:20:febtest:INFO: _Addr_|___________ASIC-ID_____________|_T_[C]_|_Vddm_[mV]_
10:38:21:febtest:INFO: 30-01 | XA-000-08-002-003-006-103-01 | 25.1 | 1195.1
10:38:21:febtest:INFO: 28-03 | XA-000-08-002-003-006-102-01 | 28.2 | 1177.4
10:38:21:febtest:INFO: 26-05 | XA-000-08-002-003-006-101-01 | 53.6 | 1100.2
10:38:21:febtest:INFO: 24-07 | XA-000-08-002-003-006-107-01 | 50.4 | 1112.1
10:38:22:febtest:INFO: Set all CSA to ZERO
FEB type: B FEB_A: 0 FEB_B: 1
10:38:24:ST3_smx:INFO: chip: 30-1 25.062742 C 1206.851500 mV
10:38:24:ST3_discr_histo:WARNING: Not enough entries for fit!!!
10:38:24:ST3_discr_histo:WARNING: Not enough entries for fit!!!
10:38:24:ST3_smx:INFO: Electrons
10:38:24:ST3_smx:INFO: # loops 0
10:38:26:ST3_smx:INFO: # loops 1
10:38:27:ST3_smx:INFO: # loops 2
10:38:29:ST3_smx:INFO: Total # of broken channels: 0
10:38:29:ST3_smx:INFO: List of broken channels: []
10:38:29:ST3_smx:INFO: Total # of broken channels: 0
10:38:29:ST3_smx:INFO: List of broken channels: []
10:38:31:ST3_smx:INFO: chip: 28-3 31.389742 C 1189.190035 mV
10:38:31:ST3_discr_histo:WARNING: Not enough entries for fit!!!
10:38:31:ST3_discr_histo:WARNING: Not enough entries for fit!!!
10:38:31:ST3_smx:INFO: Electrons
10:38:31:ST3_smx:INFO: # loops 0
10:38:32:ST3_smx:INFO: # loops 1
10:38:34:ST3_smx:INFO: # loops 2
10:38:36:ST3_smx:INFO: Total # of broken channels: 0
10:38:36:ST3_smx:INFO: List of broken channels: []
10:38:36:ST3_smx:INFO: Total # of broken channels: 0
10:38:36:ST3_smx:INFO: List of broken channels: []
10:38:37:ST3_smx:INFO: chip: 26-5 53.612520 C 1112.140140 mV
10:38:37:ST3_discr_histo:WARNING: Not enough entries for fit!!!
10:38:37:ST3_discr_histo:WARNING: Not enough entries for fit!!!
10:38:37:ST3_smx:INFO: Electrons
10:38:37:ST3_smx:INFO: # loops 0
10:38:39:ST3_smx:INFO: # loops 1
10:38:41:ST3_smx:INFO: # loops 2
10:38:42:ST3_smx:INFO: Total # of broken channels: 0
10:38:42:ST3_smx:INFO: List of broken channels: []
10:38:42:ST3_smx:INFO: Total # of broken channels: 0
10:38:42:ST3_smx:INFO: List of broken channels: []
10:38:44:ST3_smx:INFO: chip: 24-7 50.430383 C 1118.096875 mV
10:38:44:ST3_discr_histo:WARNING: Not enough entries for fit!!!
10:38:44:ST3_discr_histo:WARNING: Not enough entries for fit!!!
10:38:44:ST3_smx:INFO: Electrons
10:38:44:ST3_smx:INFO: # loops 0
10:38:46:ST3_smx:INFO: # loops 1
10:38:47:ST3_smx:INFO: # loops 2
10:38:49:ST3_smx:INFO: Total # of broken channels: 0
10:38:49:ST3_smx:INFO: List of broken channels: []
10:38:49:ST3_smx:INFO: Total # of broken channels: 0
10:38:49:ST3_smx:INFO: List of broken channels: []
10:38:49:febtest:INFO: _Addr_|___________ASIC-ID_____________|_T_[C]_|_Vddm_[mV]_
10:38:49:febtest:INFO: 30-01 | XA-000-08-002-003-006-103-01 | 25.1 | 1230.3
10:38:49:febtest:INFO: 28-03 | XA-000-08-002-003-006-102-01 | 28.2 | 1212.7
10:38:50:febtest:INFO: 26-05 | XA-000-08-002-003-006-101-01 | 53.6 | 1130.0
10:38:50:febtest:INFO: 24-07 | XA-000-08-002-003-006-107-01 | 53.6 | 1135.9
############################################################
# S U M M A R Y #
############################################################
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
{'CSA_FRONT': 31, 'IFED': 31, 'PSC_BIAS': 131, 'SH_BIAS': 31, 'AMP_CAL': 0, 'SH_SLOW': 0, 'IREF_FAST': 32, 'THR2_GLB': 30, 'ADC_VREF_N': 30, 'ADC_VREF_P': 58, 'ADC_VREF_T': 128, 'CAL_STROBE': 64, 'IN_CSAP': 30, 'CSA_BACK': 31, 'CSA_CAS_BUF': 27, 'SH_CAS_BUF': 27, 'CSA_BIAS': 91, 'DAC_THR1': 0, 'ADC_VREF_TR': 122, 'DIAG_IBIAS': 31}
===============================
############################################################
# S U M M A R Y #
############################################################
TEST_NAME : FEB-Microcable
TEST_DATE : 24_07_23-10_38_01
OPERATOR : Robert V.;
SITE : GSI | SETUP : GSI_TEST_SETUP_1
------------------------------------------------------------
| FEB_SN : 2214| FEB_TYPE : 8.2| FEB_UPLINKS : 2| FEB_B
------------------------------------------------------------
------------------------------------------------------------
VI_before_Init : ['0.000', '0.0000', '0.000', '0.0000', '2.450', '0.7064', '1.853', '0.9641']
VI_after__Init : ['0.000', '0.0000', '0.000', '0.0000', '2.450', '1.0300', '1.850', '1.3020']
VI_at__the_End : ['0.000', '0.0000', '0.000', '0.0000', '2.450', '1.0050', '1.850', '0.2643']